32-bit 5-Stage Pipelined RISC V RV32I Core
☆61Jul 5, 2024Updated last year
Alternatives and similar repositories for riscv-proc
Users that are interested in riscv-proc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆66May 8, 2021Updated 4 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated last year
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- To design test bench of the APB protocol☆19Dec 30, 2020Updated 5 years ago
- ☆13Dec 1, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- RTL Design and Verification☆20Jan 4, 2021Updated 5 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 2 years ago
- RISC-V RV32I CPU core☆35Mar 3, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆126Dec 17, 2023Updated 2 years ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 4 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆20Nov 5, 2025Updated 5 months ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Apr 8, 2023Updated 3 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Apr 9, 2023Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆303May 30, 2025Updated 10 months ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆10May 8, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆110Jul 2, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆143Oct 2, 2025Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 7 months ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆29Feb 21, 2024Updated 2 years ago