NAvi349 / riscv-procLinks
32-bit 5-Stage Pipelined RISC V RV32I Core
☆53Updated last year
Alternatives and similar repositories for riscv-proc
Users that are interested in riscv-proc are comparing it to the libraries listed below
Sorting:
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆134Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆174Updated 2 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆108Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆94Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A collection of commonly asked RTL design interview questions☆32Updated 8 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆116Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆24Updated 3 weeks ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆21Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- ☆13Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆226Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆165Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- VIP for AXI Protocol☆148Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆15Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Some useful documents of Synopsys☆83Updated 3 years ago
- ☆47Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆82Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆13Updated 3 years ago