NAvi349 / riscv-procView external linksLinks
32-bit 5-Stage Pipelined RISC V RV32I Core
☆59Jul 5, 2024Updated last year
Alternatives and similar repositories for riscv-proc
Users that are interested in riscv-proc are comparing it to the libraries listed below
Sorting:
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- RISC-V RV32I CPU core☆33Mar 3, 2023Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Dec 17, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆64May 11, 2023Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- ☆13Dec 1, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 3 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆75Oct 7, 2022Updated 3 years ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 4 years ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆35Aug 12, 2020Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆18Aug 19, 2025Updated 5 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆41Apr 9, 2023Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Feb 21, 2024Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Mar 21, 2024Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Feb 4, 2026Updated last week