6-stage dual-issue in-order superscalar risc-v cpu
☆15Sep 29, 2026Updated last month
Alternatives and similar repositories for rv-diios
Users that are interested in rv-diios are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A curated list of spec, maturity comparison between current Open RISC-V cores.☆11Apr 15, 2019Updated 7 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RISC-V External Debug Security Specification☆20Updated this week
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- RISC-V RV32IMAFC Core for MCU☆47May 20, 2026Updated 5 months ago
- Superscalar dual-issue RISC-V processor☆20Aug 4, 2026Updated 3 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated last year
- RISC-V Meta – a suite of tools that operate on RISC-V ISA (Instruction Set Architecture)☆12Feb 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FleaFPGA Ohm board support files☆12Aug 24, 2021Updated 5 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- A simple digital logic simulator☆13Jan 22, 2019Updated 7 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- Various items related to running linux on a Lenovo Yoga c630.☆11Dec 18, 2020Updated 5 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- KASIRGA - GUN | RV32IMCX☆10Aug 14, 2024Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆68Dec 19, 2021Updated 4 years ago
- A DNS server for creating captive portals on esp32☆13Aug 20, 2025Updated last year
- An old experiment with creating a detours-like library. The fun part was making my own disassembler.☆13Feb 2, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 6 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago