6-stage dual-issue in-order superscalar risc-v cpu with floating point unit
☆14Mar 3, 2026Updated this week
Alternatives and similar repositories for rv-diios
Users that are interested in rv-diios are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- ☆12May 21, 2024Updated last year
- digilogic is a high speed digital circuit simulator / schematic capture☆33Feb 24, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Aug 10, 2024Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated this week
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- KASIRGA - GUN | RV32IMCX☆11Aug 14, 2024Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Mirror of NetBSD sources useful with rump kernels☆13Mar 23, 2017Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- KiCad STM32F+Audio Codec PCB Design Project☆13Aug 3, 2021Updated 4 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Jan 15, 2022Updated 4 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago