taneroksuz / rv-diiosLinks
6-stage dual-issue in-order superscalar risc-v cpu with floating point unit
☆14Updated last month
Alternatives and similar repositories for rv-diios
Users that are interested in rv-diios are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated 3 weeks ago
- To design test bench of the APB protocol☆17Updated 5 years ago
- RISC-V Nox core☆71Updated 6 months ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- A Verilog implementation of a processor cache.☆34Updated 8 years ago
- Two Level Cache Controller implementation in Verilog HDL☆56Updated 5 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- RTL Design and Verification☆17Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- ☆41Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆101Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Updated last year
- ☆40Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Updated 6 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- Complete tutorial code.☆23Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- 10 Gigabit Ethernet MAC Core UVM Verification☆16Updated 2 years ago