6-stage dual-issue in-order superscalar risc-v cpu
☆14May 2, 2026Updated last month
Alternatives and similar repositories for rv-diios
Users that are interested in rv-diios are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆33Nov 1, 2025Updated 7 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 2 weeks ago
- The RISC-V External Debug Security Specification☆20Jun 3, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆13Aug 28, 2025Updated 9 months ago
- RISC-V RV32IMAFC Core for MCU☆44May 20, 2026Updated 3 weeks ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 4 months ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆23Apr 24, 2026Updated last month
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 3 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Synthesizable and Parameterized Cache Controller in Verilog☆48Jun 13, 2023Updated 3 years ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- ☆14Feb 24, 2025Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last month
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 3 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last month
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- ☆49May 11, 2022Updated 4 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆70Aug 10, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆129Dec 17, 2023Updated 2 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago