ben-marshall / uartLinks
A simple implementation of a UART modem in Verilog.
☆134Updated 3 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Verilog UART☆165Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- AXI interface modules for Cocotb☆262Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Opensource DDR3 Controller☆333Updated last week
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago