ben-marshall / uartLinks
A simple implementation of a UART modem in Verilog.
☆151Updated 3 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog UART☆178Updated 12 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Arduino compatible Risc-V Based SOC☆155Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Mathematical Functions in Verilog☆94Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week