A simple implementation of a UART modem in Verilog.
☆198Nov 10, 2021Updated 4 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Verilog UART☆204Jun 4, 2013Updated 13 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Verilog UART☆591Feb 27, 2025Updated last year
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 13, 2026Updated 2 weeks ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- Verilog implementation of a RISC-V core☆155Oct 11, 2018Updated 8 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- APB master and slave developed in RTL.☆32Oct 25, 2025Updated last year
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆234Jan 29, 2024Updated 2 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆203Jul 28, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- SPI Master for FPGA - VHDL and Verilog☆349Aug 22, 2023Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Processor repo☆60Dec 19, 2013Updated 12 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago