ben-marshall / uartLinks
A simple implementation of a UART modem in Verilog.
☆157Updated 3 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog UART☆183Updated 12 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- I2C controller core☆46Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago