calint / tang-nano-9k--riscv--cache-psram
RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card
☆28Updated this week
Alternatives and similar repositories for tang-nano-9k--riscv--cache-psram:
Users that are interested in tang-nano-9k--riscv--cache-psram are comparing it to the libraries listed below
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆74Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- ☆87Updated 2 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 5 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆120Updated 3 weeks ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆28Updated 4 months ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 3 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆96Updated last year
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- ☆35Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- Portable HyperRAM controller☆54Updated 4 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆16Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆56Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆41Updated 4 months ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆17Updated 2 years ago