Wren6991 / Hazard5Links
5-stage RISC-V CPU, originally developed for RISCBoy
☆35Updated 2 years ago
Alternatives and similar repositories for Hazard5
Users that are interested in Hazard5 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Portable HyperRAM controller☆62Updated last year
- A Risc-V SoC for Tiny Tapeout☆46Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Doom classic port to lightweight RISC‑V☆107Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆59Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Updated 4 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- A SoC for DOOM☆20Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- HDMI core in Chisel HDL☆53Updated last year
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago