5-stage RISC-V CPU, originally developed for RISCBoy
☆39Jul 1, 2023Updated 3 years ago
Alternatives and similar repositories for Hazard5
Users that are interested in Hazard5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 7 months ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jul 6, 2026Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debug☆1,078Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A 3D game engine☆17Mar 26, 2025Updated last year
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆500Dec 14, 2025Updated 7 months ago
- Implementation of the Apollo Guidance Computer in an FPGA.☆22Dec 25, 2024Updated last year
- Port of EmuTOS to the ARM architecture.☆27May 25, 2021Updated 5 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- Small microcoded 68000 verilog softcore☆61Oct 30, 2018Updated 7 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Ported source code from book "Black Art of 3D Game Programming"☆18Mar 4, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- iceXt☆43Nov 17, 2025Updated 8 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 weeks ago
- ☆17Jan 5, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- A verifier that integrates LLMs into automated C program verification☆16Apr 4, 2026Updated 3 months ago
- ☆14Mar 24, 2026Updated 4 months ago
- Spartan 3E/Cortex M3 interface board☆17Jun 29, 2012Updated 14 years ago
- Game Boy Advance port of the Atari ST demo STNICCC 2000 by Oxygene☆28Aug 26, 2024Updated last year
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- A minimal isometric tilemap implementation in JavaScript and P5js☆13Mar 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 6 months ago
- Implementation of a VGA Controller in Verilog (Both Graphics Mode and Text Mode)☆23Jul 30, 2021Updated 4 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- DeSmuME is a Nintendo DS emulator☆10Jun 13, 2021Updated 5 years ago