Wren6991 / Hazard5View external linksLinks
5-stage RISC-V CPU, originally developed for RISCBoy
☆35Jul 1, 2023Updated 2 years ago
Alternatives and similar repositories for Hazard5
Users that are interested in Hazard5 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆292Dec 14, 2025Updated last month
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Jun 1, 2025Updated 8 months ago
- 3-stage RV32IMACZb* processor with debug☆1,000Dec 14, 2025Updated last month
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Port of EmuTOS to the ARM architecture.☆27May 25, 2021Updated 4 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- ☆27Mar 31, 2025Updated 10 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Ported source code from book "Black Art of 3D Game Programming"☆17Mar 4, 2023Updated 2 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- A quick and dirty test of PDM audio output☆22Feb 22, 2024Updated last year
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 6 months ago
- ☆19Jul 12, 2024Updated last year
- 80486 on the Sipeed Tang Console 138K FPGA☆99Feb 7, 2026Updated last week
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆56Dec 2, 2025Updated 2 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Implementation of a VGA Controller in Verilog (Both Graphics Mode and Text Mode)☆22Jul 30, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 4 months ago
- Game Boy Advance port of the Atari ST demo STNICCC 2000 by Oxygene☆27Aug 26, 2024Updated last year
- Gate array reverse engineering☆29Dec 28, 2025Updated last month
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 5 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Plaintext-based chiptune player☆28Sep 28, 2025Updated 4 months ago
- Bare-metal Forth implementation for RISC-V☆59Feb 9, 2024Updated 2 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago