Wren6991 / Hazard5Links
5-stage RISC-V CPU, originally developed for RISCBoy
☆27Updated last year
Alternatives and similar repositories for Hazard5
Users that are interested in Hazard5 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆25Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Small footprint and configurable SPI core☆42Updated last week
- Tools for FPGA development.☆45Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- Wishbone interconnect utilities☆41Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- HDMI core in Chisel HDL☆51Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated 3 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago