5-stage RISC-V CPU, originally developed for RISCBoy
☆39Jul 1, 2023Updated 3 years ago
Alternatives and similar repositories for Hazard5
Users that are interested in Hazard5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 8 months ago
- A 3D game engine☆17Mar 26, 2025Updated last year
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆502Dec 14, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small microcoded 68000 verilog softcore☆63Oct 30, 2018Updated 7 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- Ported source code from book "Black Art of 3D Game Programming"☆18Mar 4, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- iceXt☆44Nov 17, 2025Updated 8 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated last month
- ☆17Jan 5, 2022Updated 4 years ago
- A verifier that integrates LLMs into automated C program verification☆16Apr 4, 2026Updated 4 months ago
- ☆14Mar 24, 2026Updated 4 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A minimal isometric tilemap implementation in JavaScript and P5js☆13Mar 4, 2022Updated 4 years ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- Implementation of a VGA Controller in Verilog (Both Graphics Mode and Text Mode)☆23Jul 30, 2021Updated 5 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- CAD and documentation for the Expansion Bay module system in the Framework Laptop 16☆14Aug 8, 2023Updated 3 years ago
- A trivial raycaster using minifb for rendering/input☆14Jan 2, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Smallest usable Editor in less than 800 lines of C☆18Apr 15, 2017Updated 9 years ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated last year
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Code for enumeration from a CFG☆20Sep 25, 2023Updated 2 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 8 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- VSCode extension to interface with Patchwork☆12Sep 15, 2025Updated 11 months ago