kirbyydoge / kasirga_gok_2023Links
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆17Updated 2 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below
Sorting:
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- SystemVerilog Tutorial☆186Updated last month
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- ☆15Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆117Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆104Updated 2 years ago
- ☆174Updated 3 years ago
- 64-bit RISC-V processor☆16Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆148Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- ☆22Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆118Updated 3 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆69Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆127Updated 3 years ago
- Verilog HDL files☆165Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- ☆44Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆169Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆288Updated 7 months ago
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆27Updated 11 months ago
- ☆18Updated last month
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆32Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated 2 years ago
- ☆53Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆129Updated 2 years ago