kirbyydoge / kasirga_gok_2023
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆14Updated last year
Alternatives and similar repositories for kasirga_gok_2023:
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below
- KASIRGA-GUN | RV32IMCX☆12Updated 8 months ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- SystemVerilog Tutorial☆139Updated last month
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated 2 weeks ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆23Updated 6 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆125Updated 9 months ago
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- ☆12Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- Basic RISC-V Test SoC☆121Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 3 months ago
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆68Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆98Updated 4 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 3 months ago
- ☆15Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆44Updated 9 months ago
- ☆154Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆68Updated this week