Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆19May 27, 2023Updated 3 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆159Jul 20, 2023Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Apr 23, 2021Updated 5 years ago
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆12May 30, 2025Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆31Mar 4, 2023Updated 3 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Platform Level Interrupt Controller☆47May 10, 2024Updated 2 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- 64-bit RISC-V processor☆17Nov 30, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Hardware files for the Bar30 pressure sensor based on the MS5837-30BA.☆10Jan 26, 2016Updated 10 years ago
- BER vs. SNR for OFDM system with BPSK modulation☆10Apr 9, 2015Updated 11 years ago
- ☆21Nov 12, 2025Updated 6 months ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- Docker image generation for Xilinx Petalinux Tools and Vivado☆17Oct 10, 2025Updated 7 months ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- ☆39Jul 12, 2025Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- Solve one design problem each day for a month☆51Feb 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- ☆20Oct 14, 2023Updated 2 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated 2 years ago
- TPC-DS Generation, Execution and Analyzer for Postgres☆20Dec 6, 2022Updated 3 years ago
- Creating a public prototype of the "SWR-mouse" antenna analyzer PCB compatible with the G403 (Gainta Industries) ready-made case.☆20Oct 15, 2020Updated 5 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- This repo hold information on the open-standard OVP APIs☆20Dec 11, 2025Updated 5 months ago