kirbyydoge / kasirga_gok_2023View external linksLinks
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆19May 27, 2023Updated 2 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below
Sorting:
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆14May 27, 2023Updated 2 years ago
- KASIRGA - GUN | RV32IMCX☆11Aug 14, 2024Updated last year
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆155Jul 20, 2023Updated 2 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Mar 4, 2023Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated 2 weeks ago
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Platform Level Interrupt Controller☆45May 10, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- MCP server for GNU Radio☆30Jan 5, 2026Updated last month
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆12May 30, 2025Updated 8 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 9, 2026Updated last week
- An implementation of 5-stages RISC-V CPU☆13Jul 22, 2022Updated 3 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Jan 14, 2020Updated 6 years ago
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- 2d laser scan data to 3d point cloud☆10Feb 10, 2022Updated 4 years ago
- This repo hold information on the open-standard OVP APIs☆17Dec 11, 2025Updated 2 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 6 months ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Python interface for Cadence Spectre☆21Aug 1, 2025Updated 6 months ago
- For use of MPU6050 and HMC5883L together in GY-86 Module. The code was written for STM32 operation using the HAL driver in I2C communicat…☆13Oct 6, 2023Updated 2 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 9 months ago
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆46Dec 29, 2025Updated last month
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago