kirbyydoge / kasirga_gok_2023Links
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆16Updated 2 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below
Sorting:
- KASIRGA-GUN | RV32IMCX☆12Updated 9 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- ☆15Updated 2 years ago
- ☆12Updated 2 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- SystemVerilog Tutorial☆149Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆93Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- UART implementation using verilog☆19Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆17Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆10Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 3 weeks ago
- ☆16Updated last year
- ☆17Updated 3 weeks ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated 2 months ago
- ☆43Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago