Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆19May 27, 2023Updated 2 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆159Jul 20, 2023Updated 2 years ago
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆12May 30, 2025Updated 10 months ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆30Mar 4, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Roadmap to become a Linux-Fine☆10Jul 13, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- CVA6 softcore contest☆23Apr 9, 2026Updated last week
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- ☆10Jan 29, 2023Updated 3 years ago
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 3 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Platform Level Interrupt Controller☆47May 10, 2024Updated last year
- ☆22Feb 3, 2026Updated 2 months ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- 64-bit RISC-V processor☆17Nov 30, 2022Updated 3 years ago
- A Python-native clone of LLVMs FileCheck tool☆24Aug 19, 2025Updated 8 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Backend and API for Tarteel.io☆12Jun 9, 2019Updated 6 years ago
- ☆21Nov 12, 2025Updated 5 months ago
- Docker image generation for Xilinx Petalinux Tools and Vivado☆16Oct 10, 2025Updated 6 months ago
- Implementation of BPSK QPSK ASK and FSK☆15Aug 7, 2020Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆126Dec 17, 2023Updated 2 years ago
- ☆37Jul 12, 2025Updated 9 months ago
- TPC-DS Generation, Execution and Analyzer for Postgres☆20Dec 6, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆20Oct 14, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 10 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Mar 24, 2026Updated 3 weeks ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- For use of MPU6050 and HMC5883L together in GY-86 Module. The code was written for STM32 operation using the HAL driver in I2C communicat…☆13Oct 6, 2023Updated 2 years ago