kirbyydoge / kasirga_gok_2023Links
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆17Updated 2 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below
Sorting:
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- ☆15Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- 64-bit RISC-V processor☆16Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated 3 weeks ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆13Updated 5 months ago
- ☆20Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 3 years ago
- Repository for Hornet RISC-V Core☆18Updated 3 years ago
- ☆166Updated 3 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- ☆17Updated 2 years ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- Verilog HDL files☆153Updated last year
- Design Verification Engineer interview preparation guide.☆37Updated 2 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- ☆13Updated last year