Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆19May 27, 2023Updated 3 years ago
Alternatives and similar repositories for kasirga_gok_2023
Users that are interested in kasirga_gok_2023 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆157Jul 20, 2023Updated 3 years ago
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- ☆10Jan 29, 2023Updated 3 years ago
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆12May 30, 2025Updated last year
- ☆13Mar 25, 2022Updated 4 years ago
- Roadmap to become a Linux-Fine☆10Jul 13, 2024Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆29Jul 6, 2026Updated 3 weeks ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- PlutoSDR PYNQ Image☆16Aug 14, 2024Updated last year
- Backend and API for Tarteel.io☆12Jun 9, 2019Updated 7 years ago
- 64-bit RISC-V processor☆18Nov 30, 2022Updated 3 years ago
- ☆17Jul 10, 2025Updated last year
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- BER vs. SNR for OFDM system with BPSK modulation☆10Apr 9, 2015Updated 11 years ago
- Hardware files for the Bar30 pressure sensor based on the MS5837-30BA.☆10Jan 26, 2016Updated 10 years ago
- Solve one design problem each day for a month☆55Feb 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆132Dec 17, 2023Updated 2 years ago
- Docker image generation for Xilinx Petalinux Tools and Vivado☆17Oct 10, 2025Updated 9 months ago
- ☆17Jan 13, 2024Updated 2 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- TPC-DS Generation, Execution and Analyzer for Postgres☆20Dec 6, 2022Updated 3 years ago