kirbyydoge / kasirga_gok_2023
Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for kasirga_gok_2023
- KASIRGA-GUN | RV32IMCX☆12Updated 2 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- SystemVerilog Tutorial☆113Updated 11 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- Verilog HDL files☆97Updated 5 months ago
- 64-bit RISC-V processor☆12Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- ☆16Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆255Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆27Updated 10 months ago
- ☆14Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆93Updated 9 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆205Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆44Updated last month
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆15Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year
- ☆120Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆15Updated 5 months ago
- Solve one design problem each day for a month☆38Updated last year
- ☆99Updated 10 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆114Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆22Updated 6 months ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆12Updated 11 months ago