iammituraj / pqr5asmView external linksLinks
PQR5ASM is a RISC-V Assembler compliant with RV32I
☆19Apr 18, 2025Updated 9 months ago
Alternatives and similar repositories for pqr5asm
Users that are interested in pqr5asm are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Jun 22, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Jan 4, 2025Updated last year
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated last month
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 3 weeks ago
- ☆26Sep 3, 2020Updated 5 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- ☆37Jul 12, 2025Updated 7 months ago
- ☆13Mar 25, 2022Updated 3 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆165Aug 21, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- A repository to make changes to the Wiki on GitHub https://github.com/MarkDing/IoT-Developer-Boot-Camp☆10Feb 16, 2023Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆10Jul 9, 2018Updated 7 years ago
- Static-sized long-precision arithmetic library for use inside GPU parallelization with CUDA☆11Apr 5, 2025Updated 10 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆129May 30, 2025Updated 8 months ago
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- RTL data structure☆60Jan 6, 2026Updated last month
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 7 years ago
- a low power led watch based on ESP32 C3 & MicroPython☆11Oct 10, 2023Updated 2 years ago
- AmebaD public SDK to support Matter project☆10Aug 26, 2025Updated 5 months ago
- ☆11Oct 24, 2021Updated 4 years ago
- ☆15Feb 18, 2025Updated 11 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year