iammituraj / pqr5asmLinks
PQR5ASM is a RISC-V Assembler compliant with RV32I
☆19Updated 4 months ago
Alternatives and similar repositories for pqr5asm
Users that are interested in pqr5asm are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- Open source ISS and logic RISC-V 32 bit project☆57Updated 3 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 3 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 8 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆84Updated 3 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- ☆41Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- Dual-Core Out-of-Order MIPS CPU Design☆17Updated 4 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆105Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆65Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated 2 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- RISC-V Nox core☆68Updated last month
- SystemVerilog Tutorial☆170Updated 4 months ago
- A hardware component library developed with ROHD.☆103Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆114Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- A reference book on System-on-Chip Design☆36Updated 3 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago