iammituraj / pqr5asmLinks
PQR5ASM is a RISC-V Assembler compliant with RV32I
☆19Updated 3 months ago
Alternatives and similar repositories for pqr5asm
Users that are interested in pqr5asm are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year
- RISC-V Embedded Processor for Approximate Computing☆125Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆56Updated last month
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- ☆41Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆62Updated 9 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆135Updated 2 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆77Updated 2 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆112Updated 2 months ago
- RISC-V Nox core☆66Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- A reference book on System-on-Chip Design☆33Updated last month
- A hardware component library developed with ROHD.☆99Updated last week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated 2 weeks ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆91Updated 5 months ago
- ☆45Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- An inhouse RISC-V 32-bits CPU☆16Updated last month