iammituraj / pqr5asm
PQR5ASM is a RISC-V Assembler compliant with RV32I
☆14Updated 2 months ago
Alternatives and similar repositories for pqr5asm:
Users that are interested in pqr5asm are comparing it to the libraries listed below
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆57Updated 2 months ago
- ☆27Updated 9 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 7 months ago
- ☆12Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆53Updated 2 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 3 weeks ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆70Updated last year
- ☆11Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆77Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆87Updated 6 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆23Updated 8 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 10 months ago
- Open source ISS and logic RISC-V 32 bit project☆41Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- ☆12Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆13Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated 7 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆117Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated this week
- Pipelined RISC-V RV32I Core in Verilog☆37Updated last year
- ☆16Updated last year
- System Verilog BootCamp☆23Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- ☆24Updated last week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆27Updated last year