RClabiisc / I2SRV64-SS-v1Links
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆23Updated 11 months ago
Alternatives and similar repositories for I2SRV64-SS-v1
Users that are interested in I2SRV64-SS-v1 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆12Updated 2 months ago
- ☆17Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆41Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆12Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 11 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆11Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- ☆30Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- APB UVC ported to Verilator☆11Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 5 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- Complete tutorial code.☆20Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- APB master and slave developed in RTL.☆15Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆17Updated 2 months ago
- RISC-V Nox core☆62Updated 2 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago