Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆28Jun 22, 2024Updated last year
Alternatives and similar repositories for I2SRV64-SS-v1
Users that are interested in I2SRV64-SS-v1 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- ☆11May 30, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 10 months ago
- ☆19Oct 6, 2025Updated 5 months ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 10 months ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- ☆27Feb 15, 2025Updated last year
- ☆36Feb 2, 2026Updated last month
- ☆26Sep 3, 2020Updated 5 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 9 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- ☆13Mar 25, 2022Updated 3 years ago
- ☆38Jul 12, 2025Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 3 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- HW design files for Spresense boards☆39Jun 13, 2024Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago