A small and simple rv32i core written in Verilog
☆18Jul 29, 2022Updated 4 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last week
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Feb 27, 2020Updated 6 years ago
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- ☆21Updated this week
- ☆15Sep 27, 2022Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆136Dec 17, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated last month
- Running COBOL on the wild!? No OS required, works with multiboot☆10Jul 31, 2023Updated 3 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- A modular, Lua-based operating system project.☆18Aug 21, 2010Updated 16 years ago
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆73Nov 1, 2023Updated 2 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated this week
- ☆102Jun 24, 2025Updated last year
- ☆15May 8, 2019Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- STLink library with WebUSB☆13Jan 2, 2022Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- A sample implementation of IMA-ADPCM wav encoder / decoder.☆19Aug 10, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 2 months ago
- Processor CI project Website☆10Updated this week
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago