A small and simple rv32i core written in Verilog
☆19Jul 29, 2022Updated 4 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last month
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- Verilog description of the Risc-V processor☆10Mar 11, 2019Updated 7 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Submodule of https://github.com/user202729/fxesplus.☆10Sep 5, 2018Updated 8 years ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- ☆15Sep 27, 2022Updated 4 years ago
- Higher Subleq is a simplified typeless C language.☆12Oct 21, 2015Updated 11 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 5 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- ☆14Oct 5, 2024Updated 2 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Pull Wordle solutions from the Twitter API and displays them on a tiny 5x5 LED matrix☆10Feb 16, 2022Updated 4 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Integer Multiplier Generator for Verilog☆27Jul 4, 2025Updated last year
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Sep 30, 2026Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- ☆16May 8, 2019Updated 7 years ago
- Design and implementation of a pipelined Bfloat16 Floating Point Arithmetic Unit using VHDL. This unit can perform addition, subtraction,…☆10Oct 14, 2021Updated 5 years ago
- A modular, Lua-based operating system project.☆18Aug 21, 2010Updated 16 years ago
- yolog.dev releases, feedback & support☆19Feb 2, 2026Updated 9 months ago
- A blog system dedicated to enhancing content presentation experience. Write freely and let AI generate interactive web pages. 一个致力于提升内容演示…☆14Jan 23, 2026Updated 9 months ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆28Jul 10, 2018Updated 8 years ago
- Jogo de Damas em Python utilizando o framework Pygame.☆10Nov 11, 2018Updated 7 years ago
- Processor CI project Website☆10Oct 5, 2026Updated last month
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- Build scripts of ci.rvperf.org☆12Sep 23, 2026Updated last month
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Petit FatFs Arduino Library☆38Jul 29, 2015Updated 11 years ago