A small and simple rv32i core written in Verilog
☆18Jul 29, 2022Updated 3 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- ☆16Jan 8, 2022Updated 4 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- ☆14Sep 27, 2022Updated 3 years ago
- Power grid analysis☆22Aug 5, 2020Updated 5 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- A modular, Lua-based operating system project.☆18Aug 21, 2010Updated 15 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15May 8, 2019Updated 7 years ago
- A sample implementation of IMA-ADPCM wav encoder / decoder.☆18Aug 10, 2022Updated 3 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last month
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆18Aug 17, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated last month
- ☆12Jun 13, 2023Updated 2 years ago
- A tiny (and broken) audio-visual GBA demo (3D software rendering).☆17Jul 12, 2021Updated 4 years ago
- Processor CI project Website☆10Jul 1, 2025Updated 10 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- Pipelined RISC-V CPU☆27Jun 9, 2021Updated 4 years ago