A small and simple rv32i core written in Verilog
☆19Jul 29, 2022Updated 4 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last month
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- ☆24Oct 5, 2026Updated last week
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- Higher Subleq is a simplified typeless C language.☆12Oct 21, 2015Updated 10 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Easily identify and label sentence intervals using various taggers.☆11Dec 1, 2013Updated 12 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Nov 25, 2022Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- Running COBOL on the wild!? No OS required, works with multiboot☆10Jul 31, 2023Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- A modular, Lua-based operating system project.☆18Aug 21, 2010Updated 16 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated 3 weeks ago
- ☆15May 8, 2019Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆28Jul 10, 2018Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- STLink library with WebUSB☆13Jan 2, 2022Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Sep 30, 2026Updated 2 weeks ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago