rolandbernard / kleine-riscv
A small and simple rv32i core written in Verilog
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for kleine-riscv
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆10Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- SoftCPU/SoC engine-V☆54Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆62Updated this week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆16Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- ☆12Updated 2 years ago
- ☆32Updated last week
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- ☆15Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆24Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆19Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- sample VCD files☆36Updated 8 months ago