rolandbernard / kleine-riscvLinks
A small and simple rv32i core written in Verilog
☆13Updated 2 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below
Sorting:
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Implementation of a RISC-V CPU in Verilog.☆14Updated 3 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆19Updated last year
- ☆26Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆13Updated 3 years ago
- ☆59Updated 3 years ago