A small and simple rv32i core written in Verilog
☆18Jul 29, 2022Updated 4 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- ☆18Aug 26, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆15Sep 27, 2022Updated 3 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆134Dec 17, 2023Updated 2 years ago
- A modular, Lua-based operating system project.☆18Aug 21, 2010Updated 16 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- ☆15May 8, 2019Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Apr 14, 2026Updated 4 months ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- STLink library with WebUSB☆13Jan 2, 2022Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- A sample implementation of IMA-ADPCM wav encoder / decoder.☆19Aug 10, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 2 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆16May 12, 2014Updated 12 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 4 months ago
- Jogo de Damas em Python utilizando o framework Pygame.☆10Nov 11, 2018Updated 7 years ago