A small and simple rv32i core written in Verilog
☆18Jul 29, 2022Updated 3 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 11 months ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 3 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 6 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 3 weeks ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆16Aug 17, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- ☆20Mar 25, 2024Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 3 weeks ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆18Mar 12, 2020Updated 6 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- SSD1306 OLED display tutorial☆22Sep 30, 2019Updated 6 years ago
- ☆12Jun 13, 2023Updated 2 years ago
- CircuitPython module for interacting with the VL53L1X distance sensor.☆11Apr 23, 2026Updated 2 weeks ago
- An AVR project for a simple DIY mouse jiggler, using a minimal number of parts and simple software.☆12Oct 11, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Pipelined RISC-V CPU☆27Jun 9, 2021Updated 4 years ago
- Fast parser for Saleae Logic 2 binary export format (Digital only)☆22Mar 31, 2025Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Predicting COVID-19 pandemic by spatio-temporal graph neural networks https://arxiv.org/abs/2305.07731☆12Oct 27, 2023Updated 2 years ago
- How to train your own custom dataset with YOLOv3 using Darknet on Google Colaboratory.☆11Feb 15, 2020Updated 6 years ago