rolandbernard / kleine-riscvLinks
A small and simple rv32i core written in Verilog
☆15Updated 3 years ago
Alternatives and similar repositories for kleine-riscv
Users that are interested in kleine-riscv are comparing it to the libraries listed below
Sorting:
- Implementation of a RISC-V CPU in Verilog.☆17Updated 9 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆65Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆36Updated this week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- Another tiny RISC-V implementation☆61Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Quite OK image compression Verilog implementation☆23Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- ☆27Updated 6 years ago
- Tools for FPGA development.☆48Updated 4 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- Exploring gate level simulation☆58Updated 7 months ago
- 16 bit RISC-V proof of concept☆24Updated 2 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago