rolandbernard / kleine-riscv
A small and simple rv32i core written in Verilog
☆13Updated 2 years ago
Alternatives and similar repositories for kleine-riscv:
Users that are interested in kleine-riscv are comparing it to the libraries listed below
- RV32I single cycle simulation on open-source software Logisim.☆17Updated 2 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆11Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆33Updated 3 months ago
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆73Updated this week
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Waveform Generator☆11Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Quite OK image compression Verilog implementation☆19Updated 2 months ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Demo board for TT4 and beyond☆20Updated last week
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A pipelined RISC-V processor☆50Updated last year