rpjayaraman / RTL2UVMView external linksLinks
Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.
☆17Oct 21, 2025Updated 3 months ago
Alternatives and similar repositories for RTL2UVM
Users that are interested in RTL2UVM are comparing it to the libraries listed below
Sorting:
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 10 months ago
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- ☆114Nov 11, 2025Updated 3 months ago
- ☆35Feb 2, 2026Updated last week
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Mirror of the PipeWire repository (see https://gitlab.freedesktop.org/pipewire/pipewire/)☆17Jan 22, 2026Updated 3 weeks ago
- ☆12Apr 25, 2025Updated 9 months ago
- ☆11May 30, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆17Dec 16, 2025Updated last month
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- GO解析CZDB免费IP数据库☆10Jan 9, 2025Updated last year
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- SystemVerilog file list pruner☆16Updated this week
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- ☆14Sep 3, 2024Updated last year
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 6 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 5 months ago
- ☆15Feb 5, 2026Updated last week
- ☆13Jul 25, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆14Feb 2, 2026Updated last week
- I2C master/slave Core☆14Jul 17, 2014Updated 11 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ROS2 package microcontroller interface☆13Feb 12, 2025Updated last year
- Modular Graphical Simulator for Teaching Microprogramming☆12Dec 16, 2024Updated last year
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago