kirbyydoge / kasirga_2023Links
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆13Updated 2 years ago
Alternatives and similar repositories for kasirga_2023
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
Sorting:
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆211Updated 4 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- 64-bit RISC-V processor☆16Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆118Updated 9 years ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated last year
- SystemVerilog Tutorial☆176Updated last week
- ☆13Updated 6 months ago
- This repo provide an index of VLSI content creators and their materials☆158Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- ☆18Updated 5 months ago
- Verilog HDL files☆153Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated last week
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- ☆15Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆158Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆21Updated last month
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- https://caravel-user-project.readthedocs.io☆220Updated 7 months ago
- Verilog/SystemVerilog Guide☆73Updated last year