kirbyydoge / kasirga_2023Links
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆13Updated 2 years ago
Alternatives and similar repositories for kasirga_2023
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
Sorting:
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆210Updated 4 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated last month
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆112Updated 9 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- An inhouse RISC-V 32-bits CPU☆17Updated 3 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆66Updated 3 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Updated 6 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- ☆13Updated 5 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆270Updated 3 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆127Updated 4 years ago
- Verilog HDL files☆153Updated last year
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated 2 months ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- ☆95Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆13Updated 10 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated 3 weeks ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago