kirbyydoge / kasirga_2023
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆12Updated last year
Alternatives and similar repositories for kasirga_2023:
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
- KASIRGA-GUN | RV32IMCX☆12Updated 8 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆204Updated 3 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated last week
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆98Updated 10 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆22Updated 6 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- SystemVerilog Tutorial☆138Updated 3 weeks ago
- ☆55Updated 9 months ago
- ☆12Updated 2 weeks ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆59Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 5 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆66Updated this week
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆55Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆148Updated 7 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆15Updated last year
- Lecture about FIR filter on an FPGA☆12Updated 11 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆83Updated last year
- Synchronous FIFO Testbench☆10Updated 3 years ago
- Implementation of RISC-V RV32I☆16Updated 2 years ago
- ☆13Updated 2 years ago