kirbyydoge / kasirga_2023Links
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆12Updated 2 years ago
Alternatives and similar repositories for kasirga_2023
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
Sorting:
- KASIRGA-GUN | RV32IMCX☆11Updated 11 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆206Updated 4 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆34Updated 3 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated last month
- ☆12Updated 3 months ago
- opensource EDA tool flor VLSI design☆33Updated last year
- An inhouse RISC-V 32-bits CPU☆14Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- ☆17Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- Verilog HDL files☆146Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆105Updated 9 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- ☆113Updated last year
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆29Updated 6 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- Verilog Implementation of Otsu's algorithm☆12Updated 5 years ago
- ☆13Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year