kirbyydoge / kasirga_2023Links
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆12Updated 2 years ago
Alternatives and similar repositories for kasirga_2023
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
Sorting:
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 11 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆206Updated 4 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- ☆12Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- Verilog HDL files☆147Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆104Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆116Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆135Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- ☆15Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- ☆91Updated 11 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆109Updated 9 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆18Updated last year
- ☆114Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- SystemVerilog Tutorial☆160Updated 3 months ago