kirbyydoge / kasirga_2023Links
Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
☆12Updated 2 years ago
Alternatives and similar repositories for kasirga_2023
Users that are interested in kasirga_2023 are comparing it to the libraries listed below
Sorting:
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆16Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆12Updated 9 months ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated last month
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆206Updated 4 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- ☆12Updated 2 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆29Updated 6 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆60Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆62Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆93Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- ☆15Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆102Updated 9 years ago
- ☆10Updated 2 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆13Updated 6 months ago
- Verilog digital signal processing components☆141Updated 2 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago