AngeloJacobo / FPGA_OV7670_Camera_InterfaceLinks
Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
☆67Updated 3 years ago
Alternatives and similar repositories for FPGA_OV7670_Camera_Interface
Users that are interested in FPGA_OV7670_Camera_Interface are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆156Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆64Updated 3 years ago
- Verilog UART☆182Updated 12 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆117Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FPGA Logic Analyzer and GUI☆139Updated 2 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- This is a detailed SystemVerilog course☆121Updated 7 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- ☆105Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆216Updated 4 months ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago