AngeloJacobo / FPGA_OV7670_Camera_InterfaceLinks
Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
☆71Updated 4 years ago
Alternatives and similar repositories for FPGA_OV7670_Camera_Interface
Users that are interested in FPGA_OV7670_Camera_Interface are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Verilog digital signal processing components☆168Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 10 months ago
- ☆115Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆170Updated 4 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- SystemVerilog Tutorial☆188Updated last month
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- A 2D convolution hardware implementation written in Verilog☆51Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆194Updated this week
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆155Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆113Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- This is a detailed SystemVerilog course☆131Updated 10 months ago
- Verilog UART☆188Updated 12 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆63Updated 3 years ago