Simple RiscV core for academic purpose.
☆23Apr 29, 2020Updated 6 years ago
Alternatives and similar repositories for RV32i-Verilog
Users that are interested in RV32i-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 5 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 7 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- ☆19May 5, 2022Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- Repository to store all design and testbench files for Senior Design☆22Apr 16, 2020Updated 6 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- An intro to embedded systems for ML application developers☆29Jan 30, 2026Updated 3 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- Small applet for rotating the screen on Unity Desktop☆16Jul 13, 2020Updated 5 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆13Dec 5, 2019Updated 6 years ago
- A Single-path Delay Feedback FFT Generator☆14Mar 20, 2024Updated 2 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- ☆64Jun 25, 2024Updated last year
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- ☆15May 17, 2025Updated last year
- ☆11Jul 26, 2017Updated 8 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated 2 years ago
- Watch video on youtube☆19Nov 7, 2025Updated 6 months ago