Simple RiscV core for academic purpose.
☆23Apr 29, 2020Updated 5 years ago
Alternatives and similar repositories for RV32i-Verilog
Users that are interested in RV32i-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- ☆18May 5, 2022Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago
- Repository to store all design and testbench files for Senior Design☆21Apr 16, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Arduino sketches for the TinkerRTK base station and rover communicating over a WiFi network☆11Oct 7, 2023Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Sep 16, 2022Updated 3 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- For COD course in USTC, on 2020 Spring, prof. Chao Wang☆10Sep 18, 2020Updated 5 years ago
- ☆64Jun 25, 2024Updated last year
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 2 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15May 17, 2025Updated 10 months ago
- SPI Slave for FPGA in Verilog and VHDL☆229May 11, 2024Updated last year
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- USTC computer practice code and interesting small projects☆12Apr 24, 2020Updated 5 years ago
- Watch video on youtube☆18Nov 7, 2025Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆80Sep 17, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago