stnolting / neorv32-riscof
✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
☆32Updated this week
Alternatives and similar repositories for neorv32-riscof:
Users that are interested in neorv32-riscof are comparing it to the libraries listed below
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 11 months ago
- Simple runtime for Pulp platforms☆45Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆80Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆95Updated last month
- RISC-V Core Local Interrupt Controller (CLINT)☆25Updated last year
- Generic Register Interface (contains various adapters)☆113Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- A pipelined RISC-V processor☆55Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆89Updated last week
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- The specification for the FIRRTL language☆54Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆144Updated 5 months ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- RISC-V Nox core☆62Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- An open-source custom cache generator.☆33Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 5 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago