✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
☆39Feb 22, 2026Updated last week
Alternatives and similar repositories for neorv32-riscof
Users that are interested in neorv32-riscof are comparing it to the libraries listed below
Sorting:
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- The RISC-V External Debug Security Specification☆20Updated this week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- ☆22Jun 23, 2024Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆12Updated this week
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- ☆13May 5, 2023Updated 2 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- public index of IDA Pro plugins☆23Updated this week
- I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure☆14Oct 30, 2025Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Simple 3-stage pipeline RISC-V processor☆146Feb 24, 2026Updated last week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- ☆196Dec 14, 2023Updated 2 years ago
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆61Mar 5, 2023Updated 3 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆14Sep 3, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆245Feb 25, 2026Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated 2 weeks ago