The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWa…
☆27Oct 31, 2021Updated 4 years ago
Alternatives and similar repositories for e16-co502-RV32IM-pipeline-implementation-group1
Users that are interested in e16-co502-RV32IM-pipeline-implementation-group1 are comparing it to the libraries listed below
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆121Dec 17, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- An automated HDC platform☆11Feb 28, 2026Updated last week
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆29Feb 21, 2024Updated 2 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆36Sep 26, 2020Updated 5 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- A simple adaboost code using decision stumps as weak classifiers☆11Nov 1, 2012Updated 13 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 4 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- CU InSpace's avionics software☆11Sep 17, 2023Updated 2 years ago
- This project is a digital design project that implements a simple programmable stepper motor controller using the Verilog hardware descri…☆10Mar 17, 2023Updated 2 years ago
- W25Qxx Family Driver☆12Sep 28, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- An overview of TL-Verilog resources and projects☆84Feb 11, 2026Updated 3 weeks ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated last year
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆13Dec 29, 2022Updated 3 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Tip and tricks for hardware board design☆11Jun 23, 2025Updated 8 months ago
- ☆17Jul 12, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- bidirectional astar search☆11Mar 14, 2013Updated 12 years ago
- ☆12Jun 5, 2023Updated 2 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year