cepdnaclk / e16-co502-RV32IM-pipeline-implementation-group1

The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWa…
22Updated 3 years ago

Related projects

Alternatives and complementary repositories for e16-co502-RV32IM-pipeline-implementation-group1