emilbiju / emil-risc-vView external linksLinks
32 bit RISC-V CPU implementation in Verilog
☆34Feb 9, 2022Updated 4 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below
Sorting:
- VGA interface using Raspberry Pi as a PCXT graphics card emulator☆13Jun 30, 2020Updated 5 years ago
- Sparc emulator☆11May 19, 2018Updated 7 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Jun 3, 2015Updated 10 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 3 months ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated last year
- A Motorola 68000 Computer☆24Jun 1, 2019Updated 6 years ago
- 68000 simulated system with plugins for devices☆19Oct 21, 2025Updated 3 months ago
- CP/M 68K for the S100 68000/68010 Board☆24Apr 1, 2024Updated last year
- A simple 68K virtual platform for FUZIX bring up and similar purposes☆20Jan 21, 2025Updated last year
- VHDL model of TMS5220 voice synthesizer processor☆24Mar 27, 2023Updated 2 years ago
- Forth CPU J1 in SystemVerilog☆17Apr 29, 2017Updated 8 years ago
- Virtual Machine for SYMBOS☆32Aug 4, 2025Updated 6 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 4 months ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆34Mar 25, 2020Updated 5 years ago
- A version of the Lisp programming language for RISC-V based boards.☆31Jan 12, 2025Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆344Jan 12, 2018Updated 8 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆36Jan 18, 2022Updated 4 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- Steganography (BMP, PNG, WAV, MP3, AVI, FLV)☆30Jun 12, 2018Updated 7 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago
- Motorola 680x0 emulation in Java☆35Jan 21, 2026Updated 3 weeks ago
- a Java VM implemented in Forth☆41Apr 27, 2012Updated 13 years ago
- Yaffs (Yet Another Flash File System)☆43Oct 14, 2024Updated last year
- Dungeon Crawl Stone Soup port to iOS☆12Jan 7, 2025Updated last year
- ☆13Apr 28, 2025Updated 9 months ago
- A Fantasy Computer that has Lisp as the system language☆42Jan 4, 2018Updated 8 years ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆35Aug 12, 2020Updated 5 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆45Sep 19, 2025Updated 4 months ago
- An analog, transistor-level simulation of an 8-bit CPU in SPICE☆13Jul 29, 2021Updated 4 years ago
- Custom 6502 Video Game Console☆12Nov 10, 2025Updated 3 months ago
- DOSBOX "woody" opl3 emulator for C projects☆15Nov 9, 2020Updated 5 years ago
- Simple YMF825 driver for Arduino☆13Jun 16, 2018Updated 7 years ago
- Altair8800_Mister☆13Dec 9, 2025Updated 2 months ago