32 bit RISC-V CPU implementation in Verilog
☆34Feb 9, 2022Updated 4 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of RISC-V RV32I☆32Aug 30, 2022Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆70May 8, 2021Updated 5 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆376Jan 12, 2018Updated 8 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆132Dec 17, 2023Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 2 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- ☆15Aug 3, 2021Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆176Nov 2, 2020Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 9 months ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Sparc emulator☆11May 19, 2018Updated 8 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆29Feb 19, 2025Updated last year
- ☆35Nov 24, 2021Updated 4 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated last month
- Single-Cycle RISC-V Processor in systemverylog☆26Apr 23, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆37Aug 12, 2020Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated 2 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Jun 3, 2015Updated 11 years ago
- ☆13Dec 1, 2024Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 2 years ago