32 bit RISC-V CPU implementation in Verilog
☆34Feb 9, 2022Updated 4 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆67May 8, 2021Updated 5 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆62Sep 30, 2023Updated 2 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆365Jan 12, 2018Updated 8 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆64Jul 5, 2024Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆165Nov 2, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Aug 3, 2021Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- ☆22Nov 3, 2021Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 14, 2026Updated 2 weeks ago
- VGA interface using Raspberry Pi as a PCXT graphics card emulator☆13Jun 30, 2020Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Sparc emulator☆11May 19, 2018Updated 8 years ago
- ☆39Updated this week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Jun 3, 2015Updated 10 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 6 months ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 7 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year