32 bit RISC-V CPU implementation in Verilog
☆34Feb 9, 2022Updated 4 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆61Sep 30, 2023Updated 2 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆37Mar 25, 2020Updated 6 years ago
- Contains all the necessary lab tasks (Cadence Virtuoso) for ECE3002 VLSI System Design (VIT).☆17Aug 28, 2025Updated 8 months ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆62Jul 5, 2024Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog implementation of multi-stage 32-bit RISC-V processor☆162Nov 2, 2020Updated 5 years ago
- ☆14Aug 3, 2021Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆145Oct 2, 2025Updated 7 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- RISC-V Ibex core with Wishbone B4 interface☆21Apr 27, 2025Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- ☆38Mar 7, 2026Updated 2 months ago
- VGA interface using Raspberry Pi as a PCXT graphics card emulator☆13Jun 30, 2020Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Sparc emulator☆11May 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated 2 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Jun 3, 2015Updated 10 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year