emilbiju / emil-risc-vLinks
32 bit RISC-V CPU implementation in Verilog
☆28Updated 3 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆42Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆110Updated 4 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- Basic RISC-V Test SoC☆132Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆137Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆115Updated this week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- Simple RiscV core for academic purpose.☆22Updated 5 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- ☆12Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year