32 bit RISC-V CPU implementation in Verilog
☆35Feb 9, 2022Updated 4 years ago
Alternatives and similar repositories for emil-risc-v
Users that are interested in emil-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 6 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆382Jan 12, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆134Dec 17, 2023Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆76Sep 30, 2023Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Contains all the necessary lab tasks (Cadence Virtuoso) for ECE3002 VLSI System Design (VIT).☆20Aug 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Aug 16, 2026Updated 3 weeks ago
- VGA interface using Raspberry Pi as a PCXT graphics card emulator☆13Jun 30, 2020Updated 6 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Sparc emulator☆11May 19, 2018Updated 8 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- Single-Cycle RISC-V Processor in systemverylog☆27Apr 23, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- https://hackaday.io/project/172073-microcoding-for-fpgas☆16Nov 11, 2025Updated 9 months ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆37Aug 12, 2020Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated 2 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Jun 3, 2015Updated 11 years ago
- ☆13Dec 1, 2024Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆244May 20, 2025Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆234Nov 13, 2024Updated last year
- 68000 simulated system with plugins for devices☆19Oct 21, 2025Updated 10 months ago
- CP/M 68K for the S100 68000/68010 Board☆24Jul 3, 2026Updated 2 months ago
- run 68000 Linux elf, Motorola hex, and CP/M 68K binaries on Windows, macOS, and Linux☆27Updated this week
- APB VIP (UVM)☆18Sep 6, 2018Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated last month
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago