kiwih / qtcore-C1Links
☆44Updated 2 years ago
Alternatives and similar repositories for qtcore-C1
Users that are interested in qtcore-C1 are comparing it to the libraries listed below
Sorting:
- ☆25Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- Library of open source Process Design Kits (PDKs)☆42Updated this week
- ☆41Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- SystemVerilog RTL Linter for YoSys☆20Updated 6 months ago
- APB UVC ported to Verilator☆11Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- RISC-V Nox core☆62Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Open Source PHY v2☆28Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- ☆32Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆65Updated last week
- Introductory course into static timing analysis (STA).☆94Updated last month
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆51Updated 4 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Complete tutorial code.☆20Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated last week