phoeniX-Digital-Design / phoeniXLinks
RISC-V Embedded Processor for Approximate Computing
☆125Updated 2 months ago
Alternatives and similar repositories for phoeniX
Users that are interested in phoeniX are comparing it to the libraries listed below
Sorting:
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- RISC-V Nox core☆66Updated 2 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- Open source ISS and logic RISC-V 32 bit project☆56Updated last month
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Basic RISC-V Test SoC☆139Updated 6 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- RISC-V Verification Interface☆100Updated 2 months ago
- ☆13Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated last month
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆77Updated 2 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 8 months ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- ☆41Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆62Updated 9 months ago
- ☆12Updated 4 months ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago
- Complete tutorial code.☆21Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago