phoeniX-Digital-Design / phoeniXView external linksLinks
A Reconfigurable RISC-V Core for Approximate Computing
☆129May 30, 2025Updated 8 months ago
Alternatives and similar repositories for phoeniX
Users that are interested in phoeniX are comparing it to the libraries listed below
Sorting:
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Jan 4, 2025Updated last year
- A modular and multifunctional embedded platform designed for mobile robotics applications.☆16Jun 3, 2024Updated last year
- ☆12Dec 17, 2024Updated last year
- ☆11May 30, 2024Updated last year
- ☆21Sep 26, 2025Updated 4 months ago
- End-to-End Open-Source I2C GPIO Expander☆35Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Feb 12, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated last year
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 3 weeks ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 10 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆52Dec 9, 2025Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Dec 17, 2023Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Jun 22, 2024Updated last year
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Aug 19, 2023Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆165Aug 21, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 3, 2026Updated last week
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 9 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆28Nov 3, 2025Updated 3 months ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 10 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆13May 5, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- Implementations for the work "Sensor-Based Distributionally Robust Control for Safe Robot Navigation in Dynamic Environments".☆16Jun 3, 2025Updated 8 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- Hardware of CircuitScout☆12Aug 9, 2023Updated 2 years ago