phoeniX-Digital-Design / phoeniXLinks
RISC-V Embedded Processor for Approximate Computing
☆126Updated 3 weeks ago
Alternatives and similar repositories for phoeniX
Users that are interested in phoeniX are comparing it to the libraries listed below
Sorting:
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 5 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- ☆12Updated 6 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆115Updated this week
- ☆41Updated last year
- ☆12Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 2 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆103Updated 4 years ago
- Basic RISC-V Test SoC☆132Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆130Updated last year
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- ☆15Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- UART implementation using verilog☆20Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year