phoeniX-Digital-Design / phoeniXLinks
A Reconfigurable RISC-V Core for Approximate Computing
☆125Updated 2 months ago
Alternatives and similar repositories for phoeniX
Users that are interested in phoeniX are comparing it to the libraries listed below
Sorting:
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- RISC-V Nox core☆68Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- ☆42Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- ☆29Updated this week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆79Updated 2 months ago
- ☆41Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- RISC-V Verification Interface☆101Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆47Updated last month
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Complete tutorial code.☆21Updated last year
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- ☆12Updated 4 months ago