phoeniX-Digital-Design / phoeniXLinks
A Reconfigurable RISC-V Core for Approximate Computing
☆125Updated 4 months ago
Alternatives and similar repositories for phoeniX
Users that are interested in phoeniX are comparing it to the libraries listed below
Sorting:
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- RISC-V Nox core☆68Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆91Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆64Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆13Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago
- RISC-V Verification Interface☆108Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- SystemVerilog Tutorial☆177Updated 3 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago