chiragsakhuja / spotlight
☆13Updated 2 years ago
Alternatives and similar repositories for spotlight:
Users that are interested in spotlight are comparing it to the libraries listed below
- A co-design architecture on sparse attention☆51Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- ☆25Updated 2 months ago
- ☆39Updated 8 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated 11 months ago
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- ☆32Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- ☆43Updated 3 years ago
- ☆10Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated last month
- ☆19Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆59Updated last week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated 7 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 9 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- Collection of kernel accelerators optimised for LLM execution☆15Updated last month
- ☆32Updated 4 years ago