chiragsakhuja / spotlight
☆14Updated 2 years ago
Alternatives and similar repositories for spotlight:
Users that are interested in spotlight are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆39Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- ☆33Updated 4 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- Open-source of MSD framework☆16Updated last year
- ☆26Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- ☆45Updated 3 years ago
- ☆26Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆10Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- ☆33Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…