chiragsakhuja / spotlightLinks
☆16Updated 2 years ago
Alternatives and similar repositories for spotlight
Users that are interested in spotlight are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- ☆41Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- Open-source of MSD framework☆16Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- ☆49Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- Collection of kernel accelerators optimised for LLM execution☆19Updated 3 months ago
- ☆45Updated 7 months ago
- ☆27Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆41Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- ☆52Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆17Updated 10 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago