chiragsakhuja / spotlightLinks
☆16Updated 3 years ago
Alternatives and similar repositories for spotlight
Users that are interested in spotlight are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆54Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 7 months ago
- ☆42Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆18Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆48Updated 4 years ago
- ☆51Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆243Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- ☆33Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆175Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆148Updated 6 months ago
- Model LLM inference on single-core dataflow accelerators☆17Updated 2 weeks ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- ☆20Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆117Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 9 months ago
- ☆78Updated 3 weeks ago
- Open-source of MSD framework☆16Updated 2 years ago