yongwonshin / PIMFlow
☆11Updated last year
Alternatives and similar repositories for PIMFlow:
Users that are interested in PIMFlow are comparing it to the libraries listed below
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- ☆13Updated last year
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆19Updated 2 months ago
- A Toy-Purpose TPU Simulator☆15Updated 9 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- ☆26Updated 11 months ago
- ☆25Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆37Updated this week
- ☆27Updated 2 years ago
- ☆21Updated last month
- A Cycle-level simulator for M2NDP☆25Updated 3 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆14Updated last year
- ☆15Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆29Updated 6 months ago
- ☆24Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- ☆17Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Sharing the codebase and steps for artifact evaluation/reproduction for MICRO 2024 paper☆9Updated 6 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Heterogenous ML accelerator☆18Updated 5 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆48Updated last month