KULeuven-MICAS / stream
Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
☆51Updated last month
Alternatives and similar repositories for stream:
Users that are interested in stream are comparing it to the libraries listed below
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated last week
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆24Updated 8 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last month
- ☆26Updated last week
- ☆39Updated 9 months ago
- ☆26Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated last week
- Implementation of Microscaling data formats in SystemVerilog.☆16Updated 7 months ago
- ☆13Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 3 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- ☆71Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆39Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆137Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆48Updated 2 weeks ago
- Collection of kernel accelerators optimised for LLM execution☆16Updated last week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- ☆34Updated 4 years ago
- ☆43Updated 3 years ago