KULeuven-MICAS / streamLinks
Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
☆53Updated last month
Alternatives and similar repositories for stream
Users that are interested in stream are comparing it to the libraries listed below
Sorting:
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆16Updated 3 weeks ago
- ☆53Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆28Updated last week
- A co-design architecture on sparse attention☆52Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆41Updated 11 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 3 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆44Updated this week
- Open-source of MSD framework☆16Updated last year
- ☆71Updated 2 years ago