KULeuven-MICAS / streamLinks
Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
☆64Updated 6 months ago
Alternatives and similar repositories for stream
Users that are interested in stream are comparing it to the libraries listed below
Sorting:
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆180Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- ☆56Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- ☆48Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆62Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Updated 9 months ago
- ☆38Updated 3 months ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 10 months ago
- ☆72Updated 2 years ago
- ☆45Updated last week
- ☆42Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago