☆87Jan 4, 2026Updated 2 months ago
Alternatives and similar repositories for cimloop
Users that are interested in cimloop are comparing it to the libraries listed below
Sorting:
- ☆10Mar 8, 2025Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆464Feb 19, 2026Updated last month
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆19Jun 12, 2025Updated 9 months ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 6 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45May 25, 2024Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆200Nov 27, 2024Updated last year
- ☆14Oct 11, 2024Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆157May 26, 2025Updated 9 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Apr 1, 2021Updated 4 years ago
- ☆12Apr 6, 2025Updated 11 months ago
- IBM Analog Hardware Acceleration Kit☆463Feb 26, 2026Updated 3 weeks ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆116Apr 9, 2025Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆65Oct 14, 2025Updated 5 months ago
- ☆34Jun 7, 2021Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Mar 12, 2025Updated last year
- ☆62Feb 29, 2024Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆77Mar 9, 2025Updated last year
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆24Sep 29, 2023Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆535Jun 25, 2024Updated last year
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆109Feb 5, 2026Updated last month
- Processing-In-Memory (PIM) Simulator☆225Dec 12, 2024Updated last year
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 3 months ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Mar 19, 2023Updated 3 years ago
- ☆13Jul 25, 2024Updated last year
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆26Sep 18, 2025Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆78Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆125Oct 29, 2025Updated 4 months ago
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Benchmark framework of synaptic device technologies for a simple neural network☆228Nov 3, 2021Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆31Nov 2, 2023Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆514Feb 4, 2026Updated last month
- McPAT modeling framework☆12Oct 18, 2014Updated 11 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆93Apr 26, 2025Updated 10 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago