mit-emze / cimloopLinks
☆66Updated last week
Alternatives and similar repositories for cimloop
Users that are interested in cimloop are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- ☆40Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆65Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆50Updated 6 months ago
- ☆51Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- ☆48Updated 4 years ago
- ☆47Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated this week
- A co-design architecture on sparse attention☆52Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆38Updated 2 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 5 months ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆24Updated 3 months ago