☆105Jul 9, 2026Updated 3 months ago
Alternatives and similar repositories for cimloop
Users that are interested in cimloop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated last year
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- ☆29Jan 16, 2026Updated 9 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆149Jul 18, 2026Updated 3 months ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆35Sep 18, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆161Oct 29, 2025Updated last year
- HW-aware training extension to AIHWKIT-Lightning for MoEs☆11Sep 18, 2025Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆219Nov 27, 2024Updated last year
- Model, design, and explore tensor algebra accelerators.☆55Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆534Jul 26, 2026Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆82Mar 9, 2025Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆122Apr 9, 2025Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆38Nov 22, 2024Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆149Aug 22, 2026Updated 2 months ago
- ☆20May 1, 2026Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆71Oct 14, 2025Updated last year
- ☆170Jun 24, 2024Updated 2 years ago
- ☆72Oct 15, 2026Updated 2 weeks ago
- CrossSim: accuracy simulation of analog in-memory computing☆229Sep 27, 2026Updated last month
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆143Aug 27, 2018Updated 8 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆179May 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆124Apr 26, 2025Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆28Jun 12, 2025Updated last year
- IBM Analog Hardware Acceleration Kit☆524Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆72Oct 22, 2026Updated last week
- Mapper for digital PIM architectures☆33Sep 1, 2025Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆86Mar 12, 2025Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆581Jun 25, 2024Updated 2 years ago
- ☆15Jul 25, 2024Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Oct 11, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆218Oct 23, 2026Updated last week
- Processing-In-Memory (PIM) Simulator☆257Dec 12, 2024Updated last year
- ☆10Mar 8, 2025Updated last year
- McPAT modeling framework☆13Oct 18, 2014Updated 12 years ago
- ☆35Jun 7, 2021Updated 5 years ago
- ☆14Apr 6, 2025Updated last year