mit-emze / cimloopLinks
☆68Updated 3 weeks ago
Alternatives and similar repositories for cimloop
Users that are interested in cimloop are comparing it to the libraries listed below
Sorting:
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- ☆35Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- ☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆163Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 6 months ago
- ☆48Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆42Updated 3 months ago
- ☆48Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A co-design architecture on sparse attention☆53Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆142Updated 4 months ago
- ☆51Updated 3 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆26Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆51Updated 7 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆45Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 6 months ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year