chsgcxy / messy_notesLinks
all kind of notes, I maybe sort this in the future
☆13Updated 3 weeks ago
Alternatives and similar repositories for messy_notes
Users that are interested in messy_notes are comparing it to the libraries listed below
Sorting:
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- ☆53Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- ☆48Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆36Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated last year
- ☆35Updated 6 years ago
- ☆29Updated 5 years ago
- ☆18Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- ☆38Updated last year
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆32Updated 3 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- EE577b-Course-Project☆17Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆23Updated 9 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- ☆86Updated last week
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆112Updated 6 months ago