chsgcxy / messy_notesLinks
all kind of notes, I maybe sort this in the future
☆11Updated 4 months ago
Alternatives and similar repositories for messy_notes
Users that are interested in messy_notes are comparing it to the libraries listed below
Sorting:
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆28Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- ☆49Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆18Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆28Updated last week
- RTL generator for SpGEMM☆12Updated 4 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- ☆33Updated 6 years ago
- MIT6.175 & MIT6.375 Study Notes☆40Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- ☆21Updated 2 months ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- ☆29Updated 7 months ago