all kind of notes, I maybe sort this in the future
☆13Aug 29, 2025Updated last year
Alternatives and similar repositories for messy_notes
Users that are interested in messy_notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jul 16, 2026Updated 2 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 11 months ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated last month
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆30Sep 8, 2026Updated 2 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- 北京大学操作系统课程lab：XV6（2023秋季学期）（个人代码）☆17Jan 6, 2024Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated last month
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 3 months ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆99Dec 5, 2019Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- ☆21Aug 23, 2021Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆71Oct 14, 2025Updated 11 months ago
- 吉林大学软件学院2018级数据库系统应用程序开发过程实验代码☆11Jan 5, 2021Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Updated this week
- 上海交通大学软件学院课程计算机系统基础（ICS）笔记☆15Feb 7, 2022Updated 4 years ago
- ☆31Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆67Aug 28, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆32Sep 23, 2022Updated 4 years ago
- 模拟百度网盘项目，使用Linux和TCP通信相关知识实现简单的文件上传下载等功能☆11Jul 23, 2019Updated 7 years ago
- 学习笔记☆12Mar 7, 2026Updated 6 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆76Aug 10, 2024Updated 2 years ago