all kind of notes, I maybe sort this in the future
☆13Aug 29, 2025Updated 10 months ago
Alternatives and similar repositories for messy_notes
Users that are interested in messy_notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V 64 CPU☆10Oct 4, 2025Updated 9 months ago
- ☆14Feb 24, 2025Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated 2 weeks ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆29Jun 27, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A systematic modern C++ tutorial covering C++11-C++23, STL, concurrency, performance optimization, software engineering, embedded systems…☆144Updated this week
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- 北京大学操作系统课程lab：XV6（2023秋季学期）（个人代码）☆17Jan 6, 2024Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated 2 weeks ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆39Jun 26, 2026Updated last week
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- 吉林大学软件学院2018级数据库系统应用程序开发过程实验代码☆11Jan 5, 2021Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆69Oct 14, 2025Updated 8 months ago
- 上海交通大学软件学院课程计算机系统基础（ICS）笔记☆15Feb 7, 2022Updated 4 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Jun 10, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- ☆28Jun 28, 2026Updated last week
- 学习笔记☆12Mar 7, 2026Updated 3 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆31Jan 25, 2026Updated 5 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆71Aug 10, 2024Updated last year
- 模拟百度网盘项目，使用Linux和TCP通信相关知识实现简单的文件上传下载等功能☆11Jul 23, 2019Updated 6 years ago