chsgcxy / messy_notesLinks
all kind of notes, I maybe sort this in the future
☆11Updated 4 months ago
Alternatives and similar repositories for messy_notes
Users that are interested in messy_notes are comparing it to the libraries listed below
Sorting:
- RTL generator for SpGEMM☆12Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- gem5 FS模式实验手册☆41Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- ☆86Updated last month
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆19Updated 6 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆29Updated last month
- ☆18Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- 自建 chisel 工程模板☆14Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- note about IC knowledge☆9Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆21Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 3 months ago