AWB-Tools / awb
Architect's workbench
☆9Updated 8 years ago
Alternatives and similar repositories for awb:
Users that are interested in awb are comparing it to the libraries listed below
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆23Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆84Updated 2 years ago
- SoCRocket - Core Repository☆34Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆27Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Tutorial Material from the SST Team☆18Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- ☆15Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆14Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆66Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago