AWB-Tools / awbLinks
Architect's workbench
☆10Updated 9 years ago
Alternatives and similar repositories for awb
Users that are interested in awb are comparing it to the libraries listed below
Sorting:
- ☆24Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆88Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆42Updated 3 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- ☆15Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆26Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆16Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 7 months ago
- Example code for Modern SystemC using Modern C++☆65Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago