AWB-Tools / awbLinks
Architect's workbench
☆10Updated 9 years ago
Alternatives and similar repositories for awb
Users that are interested in awb are comparing it to the libraries listed below
Sorting:
- ☆24Updated 9 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆88Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆11Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- SmartNIC☆14Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆27Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆14Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago