AWB-Tools / awbLinks
Architect's workbench
☆10Updated 9 years ago
Alternatives and similar repositories for awb
Users that are interested in awb are comparing it to the libraries listed below
Sorting:
- ☆24Updated 9 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆88Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆82Updated 11 months ago
- ☆11Updated 3 years ago
- ☆15Updated 4 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆28Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Updated 6 years ago
- ☆30Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago