CMU-SAFARI / pLUTo
pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel storing and querying of lookup tables (LUTs)
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pLUTo
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆18Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆23Updated 3 years ago
- ☆24Updated 7 months ago
- A Dataflow library for graph analytics acceleration☆14Updated 8 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆29Updated last month
- A graph linear algebra overlay☆49Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆13Updated 7 months ago
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆17Updated last week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- ☆25Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆33Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago