CMU-SAFARI / pLUToLinks
pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel storing and querying of lookup tables (LUTs)
☆18Updated 3 years ago
Alternatives and similar repositories for pLUTo
Users that are interested in pLUTo are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- ☆36Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆14Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago
- ☆10Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 11 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 10 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- ☆70Updated 5 years ago
- ☆24Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Updated last year
- ☆14Updated 3 years ago