CMU-SAFARI / pLUTo
pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel storing and querying of lookup tables (LUTs)
☆17Updated 2 years ago
Alternatives and similar repositories for pLUTo:
Users that are interested in pLUTo are comparing it to the libraries listed below
- ☆35Updated 4 years ago
- ☆26Updated last year
- ☆12Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆21Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆25Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆66Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated 8 months ago
- ☆13Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- NeuraChip Accelerator Simulator☆11Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 2 months ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆33Updated 3 weeks ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last month