CMU-SAFARI / pLUToLinks
pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel storing and querying of lookup tables (LUTs)
☆16Updated 2 years ago
Alternatives and similar repositories for pLUTo
Users that are interested in pLUTo are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- ☆36Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆19Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆13Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- ☆22Updated 7 months ago
- ☆24Updated 4 years ago
- ☆14Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆10Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 4 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- ☆65Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆37Updated 5 months ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Fibertree emulator☆13Updated 10 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Processing in Memory Emulation☆21Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 5 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11Updated 3 years ago