🎞️ NoC router in Verilog with FIFO
☆15Sep 1, 2022Updated 3 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated last year
- You rule, a memory scanner tool for Windows☆14Jan 20, 2023Updated 3 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- ☆12Nov 26, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Apr 14, 2026Updated last month
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13May 20, 2026Updated last week
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆42Apr 28, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ⚠️ deprecated☆10Jan 9, 2022Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- DEI Finance Interface v2☆12May 17, 2024Updated 2 years ago
- Simplified Interface for Multicall☆12Jan 21, 2025Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Exome Copy Number Variation Polisher via Deep Learning☆18Jun 1, 2020Updated 5 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 9 months ago
- ☆27Sep 3, 2020Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆148Mar 19, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 🗣 Chatroom in Rust☆14Oct 21, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- Shiraz University SESS website semester☆13Aug 31, 2023Updated 2 years ago
- Useful Layers for Knet☆21Aug 8, 2021Updated 4 years ago
- OS Lab cheat sheet☆10Aug 15, 2020Updated 5 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 7 months ago
- Learning to Generate UTR Sequences for Optimized Ribosome Load and Gene Expression☆23May 11, 2025Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- documentation for ventus gpgpu☆20Mar 25, 2025Updated last year
- Hardware Design of Ascon☆42Apr 13, 2026Updated last month
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- Simulator for MIPS instruction set architecture using pipelining☆14Apr 29, 2016Updated 10 years ago
- Data Center Traffic Generator Library☆26Nov 16, 2020Updated 5 years ago