yasnakateb / NoCRouterView external linksLinks
🎞️ NoC router in Verilog with FIFO
☆16Sep 1, 2022Updated 3 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below
Sorting:
- Coarse Grained Reconfigurable Arrays with Chisel3☆13Jul 1, 2024Updated last year
- ⏱ A CPU Scheduling Machine☆15May 18, 2020Updated 5 years ago
- You rule, a memory scanner tool for Windows☆15Jan 20, 2023Updated 3 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Sep 24, 2025Updated 4 months ago
- ☆37Nov 11, 2018Updated 7 years ago
- A verilog implementation for Network-on-Chip☆80Feb 3, 2018Updated 8 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 3 months ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆25Mar 21, 2022Updated 3 years ago
- Hardware Design of Ascon☆37Jan 20, 2026Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- ☆12Nov 26, 2024Updated last year
- ☆26Sep 3, 2020Updated 5 years ago
- ☆11May 31, 2016Updated 9 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- This repository contains an implementation for Portals4. Portals4 is a Network Programming Interface which allows high-performance networ…☆14Sep 3, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Simplified Interface for Multicall☆12Jan 21, 2025Updated last year
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago