๐๏ธ NoC router in Verilog with FIFO
โ15Sep 1, 2022Updated 4 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Arrays with Chisel3โ11Jul 1, 2024Updated 2 years ago
- You rule, a memory scanner tool for Windowsโ14Jan 20, 2023Updated 3 years ago
- โฑ A CPU Scheduling Machineโ15May 18, 2020Updated 6 years ago
- A simple trace-based cache simulatorโ17Jan 3, 2025Updated last year
- ๐ฎ A 16-bit MIPS Processor Implementation in Verilog HDLโ12Aug 30, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean โข AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- โ14Jul 16, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching featureโ13Mar 22, 2021Updated 5 years ago
- โ13Nov 26, 2024Updated last year
- Simulates a persistent and non-persistent Carrier Sense Multiple Access/Collision Detect (CSMA/CD) protocol in computer networking, writtโฆโ16May 6, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbpsโ39Oct 31, 2021Updated 4 years ago
- RPerf: Accurate latency measurement framework for RDMAโ15Apr 14, 2026Updated 4 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128โ14Aug 9, 2026Updated 3 weeks ago
- NoC based MPSoCโ11Jul 17, 2014Updated 12 years ago
- โ ๏ธ deprecatedโ10Jan 9, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer โข AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL generator for SpGEMMโ13Feb 2, 2021Updated 5 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cacheโ11Jan 24, 2022Updated 4 years ago
- all kind of notes, I maybe sort this in the futureโ13Aug 29, 2025Updated last year
- โ43Apr 28, 2019Updated 7 years ago
- DEI Finance Interface v2โ12May 17, 2024Updated 2 years ago
- CNN accelerator using NoC architectureโ18Dec 6, 2018Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 mโฆโ19Jan 28, 2022Updated 4 years ago
- Simplified Interface for Multicallโ12Jan 21, 2025Updated last year
- Exome Copy Number Variation Polisher via Deep Learningโ18Jun 1, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer โข AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Shiraz University SESS website semesterโ13Aug 31, 2023Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeniโ156Mar 19, 2018Updated 8 years ago
- โ27Sep 3, 2020Updated 6 years ago
- DeepND ASD & IDโ13Apr 29, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multโฆโ18Feb 12, 2024Updated 2 years ago
- โ37Nov 11, 2018Updated 7 years ago
- ๐ฃ Chatroom in Rustโ14Oct 21, 2019Updated 6 years ago
- Useful Layers for Knetโ21Aug 8, 2021Updated 5 years ago
- OS Lab cheat sheetโ10Aug 15, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off โข AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Learning to Generate UTR Sequences for Optimized Ribosome Load and Gene Expressionโ25May 11, 2025Updated last year
- Simulator for MIPS instruction set architecture using pipeliningโ14Apr 29, 2016Updated 10 years ago
- documentation for ventus gpgpuโ21Aug 11, 2026Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).โ67Aug 28, 2026Updated last week
- โ21Oct 15, 2015Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX wโฆโ69Feb 13, 2025Updated last year
- 3ร3่ๅจ้ตๅไนๆณๅจโ50Sep 18, 2019Updated 6 years ago