๐๏ธ NoC router in Verilog with FIFO
โ15Sep 1, 2022Updated 3 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Arrays with Chisel3โ11Jul 1, 2024Updated 2 years ago
- You rule, a memory scanner tool for Windowsโ14Jan 20, 2023Updated 3 years ago
- โฑ A CPU Scheduling Machineโ15May 18, 2020Updated 6 years ago
- A simple trace-based cache simulatorโ16Jan 3, 2025Updated last year
- ๐ฎ A 16-bit MIPS Processor Implementation in Verilog HDLโ12Aug 30, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer โข AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- โ14Jul 16, 2026Updated last week
- A simple spidergon network-on-chip with wormhole switching featureโ13Mar 22, 2021Updated 5 years ago
- โ12Nov 26, 2024Updated last year
- Simulates a persistent and non-persistent Carrier Sense Multiple Access/Collision Detect (CSMA/CD) protocol in computer networking, writtโฆโ16May 6, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbpsโ39Oct 31, 2021Updated 4 years ago
- RPerf: Accurate Latency Measurement Framework for RDMAโ15Apr 14, 2026Updated 3 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128โ14Updated this week
- NoC based MPSoCโ11Jul 17, 2014Updated 12 years ago
- โ ๏ธ deprecatedโ10Jan 9, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways โข AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL generator for SpGEMMโ12Feb 2, 2021Updated 5 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cacheโ11Jan 24, 2022Updated 4 years ago
- all kind of notes, I maybe sort this in the futureโ13Aug 29, 2025Updated 11 months ago
- โ42Apr 28, 2019Updated 7 years ago
- DEI Finance Interface v2โ12May 17, 2024Updated 2 years ago
- CNN accelerator using NoC architectureโ18Dec 6, 2018Updated 7 years ago
- Simplified Interface for Multicallโ12Jan 21, 2025Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 mโฆโ18Jan 28, 2022Updated 4 years ago
- Exome Copy Number Variation Polisher via Deep Learningโ18Jun 1, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient โข AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Shiraz University SESS website semesterโ13Aug 31, 2023Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeniโ151Mar 19, 2018Updated 8 years ago
- โ27Sep 3, 2020Updated 5 years ago
- DeepND ASD & IDโ13Apr 29, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multโฆโ18Feb 12, 2024Updated 2 years ago
- โ37Nov 11, 2018Updated 7 years ago
- ๐ฃ Chatroom in Rustโ14Oct 21, 2019Updated 6 years ago
- Useful Layers for Knetโ21Aug 8, 2021Updated 4 years ago
- OS Lab cheat sheetโ10Aug 15, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI โข AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Learning to Generate UTR Sequences for Optimized Ribosome Load and Gene Expressionโ24May 11, 2025Updated last year
- Simulator for MIPS instruction set architecture using pipeliningโ14Apr 29, 2016Updated 10 years ago
- documentation for ventus gpgpuโ20Mar 25, 2025Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).โ66Jun 10, 2026Updated last month
- โ21Oct 15, 2015Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX wโฆโ69Feb 13, 2025Updated last year
- 3ร3่ๅจ้ตๅไนๆณๅจโ50Sep 18, 2019Updated 6 years ago