yasnakateb / NoCRouter
👶🏻 My first baby steps into the world of NoC
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for NoCRouter
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Updated 4 months ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- all kind of notes, I maybe sort this in the future☆9Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆11Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- NoC based MPSoC☆10Updated 10 years ago
- HLS code for Network on Chip (NoC)☆12Updated 4 years ago
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- verification of simple axi-based cache☆17Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- DUTH RISC-V Microprocessor☆19Updated this week
- EE577b-Course-Project☆15Updated 4 years ago
- ☆25Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- ☆37Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆18Updated 6 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 4 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆8Updated 4 years ago
- ☆11Updated 8 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆22Updated 5 years ago