🎞️ NoC router in Verilog with FIFO
☆16Sep 1, 2022Updated 3 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- You rule, a memory scanner tool for Windows☆14Jan 20, 2023Updated 3 years ago
- ⏱ A CPU Scheduling Machine☆15May 18, 2020Updated 5 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Feb 24, 2025Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- A verilog implementation for Network-on-Chip☆83Feb 3, 2018Updated 8 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Apr 14, 2026Updated 3 weeks ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Apr 19, 2026Updated 2 weeks ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆42Apr 28, 2019Updated 7 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Exome Copy Number Variation Polisher via Deep Learning☆18Jun 1, 2020Updated 5 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 8 months ago
- ☆26Sep 3, 2020Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆148Mar 19, 2018Updated 8 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- 🗣 Chatroom in Rust☆14Oct 21, 2019Updated 6 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- Shiraz University SESS website semester☆13Aug 31, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Useful Layers for Knet☆21Aug 8, 2021Updated 4 years ago
- OS Lab cheat sheet☆10Aug 15, 2020Updated 5 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 6 months ago
- Learning to Generate UTR Sequences for Optimized Ribosome Load and Gene Expression☆23May 11, 2025Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- documentation for ventus gpgpu☆20Mar 25, 2025Updated last year
- ☆21Oct 15, 2015Updated 10 years ago
- Hardware Design of Ascon☆43Apr 13, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- Simulator for MIPS instruction set architecture using pipelining☆14Apr 29, 2016Updated 10 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- Data Center Traffic Generator Library☆25Nov 16, 2020Updated 5 years ago
- ☆25Feb 22, 2024Updated 2 years ago
- Iterative masking algorithm on MSA Transformer to generate synthetic sequences☆30Jan 17, 2024Updated 2 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago