OOP-2015-Sem1 / OOP-2015

Related projects ⓘ

Alternatives and complementary repositories for OOP-2015

• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆10Updated 2 years ago
• nhandyal / Verilog-Spectrum-Analyzer
  FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
  ☆14Updated 12 years ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆26Updated last month
• topseed / topseed
  Best Practices for Mobile-first Web Apps - Kitchen Sink
  ☆8Updated 7 years ago
• Deverne-labs / TinyML-Zybo
  This repository is a collection of designs invloving FPGAs and AI technologies.
  ☆14Updated last year
• VHDL / Interfaces
  Interface definitions for VHDL-2019.
  ☆12Updated last year
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆12Updated 6 years ago
• kunalg123 / sky130RTLDesignAndSynthesisWorkshop
  ☆11Updated 2 years ago
• ehw-fit / approx-fpgas
  Approximate arithmetic circuits for FPGAs
  ☆11Updated 4 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• sehugg / fpga-examples
  FPGA examples for 8bitworkshop.com
  ☆28Updated 5 years ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆14Updated 3 years ago
• fabriziotappero / opencores-scraper
  few python scripts to clone all IP cores from opencores.org
  ☆18Updated 10 months ago
• abdelazeem201 / ORCA
  Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology
  ☆17Updated last year
• peteut / vhdl2008c
  VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl
  ☆11Updated 8 years ago
• mattvenn / fpga-virtual-graf
  ☆25Updated 5 years ago
• enclustra / en_cl_fix
  Fixed-point math library with VHDL, Python and MATLAB support
  ☆18Updated 3 months ago
• ilyajob05 / verilog_modules
  verilog modules
  ☆12Updated 4 years ago
• adithyasunil26 / Y86-64-Processor
  A Y86-64 processor implemented using Verilog
  ☆17Updated 3 years ago
• AC-2015-Sem2 / DSA-lab
  Data Structures and Algorithms lab repository
  ☆11Updated 9 years ago
• damdoy / fpga_peripherals
  OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)
  ☆17Updated 4 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 5 years ago
• syntacore / fpga-sdk-prj
  FPGA-based SDK projects for SCRx cores
  ☆17Updated 2 years ago
• google / yaricv32
  ☆11Updated 6 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆40Updated 2 years ago
• fransschreuder / 8b10b_VHDL
  An 8b10b decoder and encoder in logic in VHDL
  ☆16Updated 3 years ago
• efabless / caravel-lite
  ☆15Updated 3 weeks ago
• Anushar123 / vsdsram
  SRAM
  ☆8Updated 4 years ago
• chili-chips-ba / openXC7-TetriSaraj
  Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…
  ☆19Updated last month