Alternatives and similar repositories for OOP-2015

Users that are interested in OOP-2015 are comparing it to the libraries listed below

• nhandyal / Verilog-Spectrum-Analyzer
  FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
  ☆14Updated 12 years ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆29Updated 5 months ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• peteut / vhdl2008c
  VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl
  ☆12Updated 8 years ago
• kunalg123 / sky130RTLDesignAndSynthesisWorkshop
  ☆11Updated 2 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 6 years ago
• eescottie / opensrc_analog
  Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design
  ☆11Updated 2 years ago
• google / skywater-pdk-actions
  GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
  ☆13Updated 4 years ago
• lnls-dig / dsp-cores
  Repository containing the DSP gateware cores
  ☆13Updated this week
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 10 months ago
• shalan / Awesome-Sky130-IPs
  ☆10Updated last year
• enazuma11 / Circuits
  Basic Circuits in Logisim
  ☆10Updated 6 years ago
• Daniel-And-Jorge / 6.111-Final-Project
  ☆11Updated 8 years ago
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 5 years ago
• enclustra / en_cl_fix
  Fixed-point math library with VHDL, Python and MATLAB support
  ☆22Updated 3 months ago
• fabriziotappero / opencores-scraper
  few python scripts to clone all IP cores from opencores.org
  ☆22Updated last year
• ARNTM / Todo_TELEMATICA
  ☆12Updated last year
• ZipCPU / videozip
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆17Updated 6 months ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 4 years ago
• proppy / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆8Updated last year
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• noasic / noasic
  An open-source VHDL library for FPGA design.
  ☆31Updated 3 years ago
• akukulanski / ADC_Sigma_Delta_VHDL
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆16Updated 7 years ago
• tmeissner / gatemate_experiments
  Experiments with Cologne Chip's GateMate FPGA architecture
  ☆15Updated last year
• RobRoyce / fpga_mouse_controller_basys3
  USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…
  ☆14Updated 3 years ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆16Updated 3 years ago
• OSVVM / VerificationIP
  Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.
  ☆10Updated 4 years ago
• jevinskie / aes-over-pcie
  A VHDL implementation of 128 bit AES encryption with a PCIe interface.
  ☆26Updated 8 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆30Updated 4 years ago