OOP-2015-Sem1 / OOP-2015Links
Main repo of the OOP class
☆11Updated 8 years ago
Alternatives and similar repositories for OOP-2015
Users that are interested in OOP-2015 are comparing it to the libraries listed below
Sorting:
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆16Updated 3 years ago
 - Basic Circuits in Logisim☆10Updated 6 years ago
 - IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 10 months ago
 - FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 13 years ago
 - ☆12Updated last year
 - Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
 - The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
 - The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
 - The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
 - 32-bit RISC-V based processor with memory controler☆16Updated 3 years ago
 - Repository containing the DSP gateware cores☆13Updated last month
 - FPGA Labs for EECS 151/251A (Fall 2021)☆10Updated 4 years ago
 - VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Updated 9 years ago
 - ☆10Updated 4 years ago
 - A Y86-64 processor implemented using Verilog☆16Updated 4 years ago
 - FPGA Guide☆14Updated 3 years ago
 - Network protocol libraries for VHDL test benches☆13Updated 5 months ago
 - VHDL package to provide C-like string formatting☆15Updated 3 years ago
 - This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆11Updated 4 years ago
 - ☆10Updated 5 years ago
 - An optimized pipelined MIPS CPU written in VHDL☆10Updated 10 years ago
 - ☆11Updated 8 years ago
 - vhdl related contents☆11Updated 5 years ago
 - Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
 - 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
 - A vhdl package for reading and writing bitmap files.☆11Updated 7 years ago
 - A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
 - Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated last year
 - Dual-core 16-bit RISC processor☆11Updated last year
 - Quickly update a bitstream with new RAM contents☆15Updated 4 years ago