Collect some IC textbooks for learning.
☆241Aug 11, 2022Updated 4 years ago
Alternatives and similar repositories for Integrated-Circuit-Textbooks
Users that are interested in Integrated-Circuit-Textbooks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collect some IC specs for learning.☆26Jun 25, 2024Updated 2 years ago
- ☆16Mar 19, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆390May 5, 2024Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆37Dec 12, 2024Updated last year
- Parallel_Computer_Architecture经典书籍☆20May 13, 2022Updated 4 years ago
- ☆31Feb 27, 2025Updated last year
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- COMS 超大规模集成电路设计书籍☆38May 12, 2022Updated 4 years ago
- ☆258Jun 25, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆185Mar 5, 2025Updated last year
- systemc建模相关☆28Jun 11, 2014Updated 12 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Berkeley's Spatial Array Generator☆1,549Updated this week
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Oct 11, 2023Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆87Mar 12, 2025Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- Repository to host and maintain SCALE-Sim code☆543Jun 28, 2026Updated 4 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- ☆204Dec 14, 2023Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆63Nov 22, 2023Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆118Apr 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆47Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- This is the repository for the IEEE version of the book☆87Sep 29, 2020Updated 6 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆247Updated this week
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago