kaitoukito / Integrated-Circuit-TextbooksLinks
Collect some IC textbooks for learning.
☆168Updated 3 years ago
Alternatives and similar repositories for Integrated-Circuit-Textbooks
Users that are interested in Integrated-Circuit-Textbooks are comparing it to the libraries listed below
Sorting:
- ☆199Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- AXI协议规范中文翻译版☆165Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Some useful documents of Synopsys☆88Updated 3 years ago
- some knowleage about SystemC/TLM etc.☆26Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆44Updated 3 years ago
- ☆88Updated 3 weeks ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆70Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- ☆83Updated 6 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- ☆69Updated 9 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 5 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- ☆149Updated this week
- ☆209Updated 6 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago