kaitoukito / Integrated-Circuit-TextbooksView external linksLinks
Collect some IC textbooks for learning.
☆183Aug 11, 2022Updated 3 years ago
Alternatives and similar repositories for Integrated-Circuit-Textbooks
Users that are interested in Integrated-Circuit-Textbooks are comparing it to the libraries listed below
Sorting:
- ☆10Mar 19, 2025Updated 10 months ago
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆26Feb 27, 2025Updated 11 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- RISC-V SystemC-TLM simulator☆338Nov 8, 2025Updated 3 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- systemc建模相关☆28Jun 11, 2014Updated 11 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Mar 27, 2018Updated 7 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆335May 5, 2024Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Nov 22, 2023Updated 2 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- ☆193Dec 14, 2023Updated 2 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- ☆29Jan 26, 2021Updated 5 years ago
- 大三上做的本科毕设,包含BNN的替代梯度训练,verilog电路实现,完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Updated this week
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Apr 10, 2023Updated 2 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆16May 9, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆164Mar 5, 2025Updated 11 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- IC implementation of Systolic Array for TPU☆333Oct 21, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆197Oct 14, 2024Updated last year
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- ☆220Jun 25, 2025Updated 7 months ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago