This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
☆56Aug 12, 2017Updated 9 years ago
Alternatives and similar repositories for Verilog_Calculator_Matrix_Multiplication
Users that are interested in Verilog_Calculator_Matrix_Multiplication are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于FPGA的循迹小车☆12Nov 20, 2021Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- mechatronics firmware☆15Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- Project Trellis database☆16Oct 12, 2026Updated 2 weeks ago
- It demonstrates web scraping and data collection techniques using Python's BeautifulSoup and pandas libraries. The script extracts data f…☆13Nov 20, 2024Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- ☆20Jun 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 8 years ago
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- 数字图像处理彩色图像复原☆15Jun 21, 2021Updated 5 years ago
- This is part of EC383 - Mini Project in VLSI Design.☆10May 8, 2022Updated 4 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- float data loss compression algorithm base DCT 8X8☆11May 2, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- ☆21Mar 5, 2023Updated 3 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- An implemention of LSTM on FPGA based on Tensorflow☆10Mar 12, 2019Updated 7 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago