pontazaricardo / Verilog_Calculator_Matrix_MultiplicationLinks
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
☆52Updated 8 years ago
Alternatives and similar repositories for Verilog_Calculator_Matrix_Multiplication
Users that are interested in Verilog_Calculator_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- IC implementation of TPU☆135Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆70Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆37Updated 6 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- AXI总线连接器☆104Updated 5 years ago
- ☆64Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago