pontazaricardo / Verilog_Calculator_Matrix_MultiplicationLinks
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
☆50Updated 8 years ago
Alternatives and similar repositories for Verilog_Calculator_Matrix_Multiplication
Users that are interested in Verilog_Calculator_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆65Updated 6 years ago
- ☆34Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆60Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Updated 10 years ago