pontazaricardo / Verilog_Calculator_Matrix_MultiplicationLinks
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
☆52Updated 8 years ago
Alternatives and similar repositories for Verilog_Calculator_Matrix_Multiplication
Users that are interested in Verilog_Calculator_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- IC implementation of TPU☆132Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- ☆36Updated 6 years ago
- ☆68Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆64Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year