This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
☆55Aug 12, 2017Updated 8 years ago
Alternatives and similar repositories for Verilog_Calculator_Matrix_Multiplication
Users that are interested in Verilog_Calculator_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 7 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- ☆10Aug 30, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆29Feb 21, 2024Updated 2 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 8 years ago
- TestStand Semiconductor Module Python API☆15May 7, 2025Updated 9 months ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆40Oct 3, 2025Updated 5 months ago
- ☆36Apr 20, 2021Updated 4 years ago
- A program for calculating gaussian beam propagation, with a working mac version☆11Sep 26, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- This is program of recursive descent parser using Python programming language.☆10Jan 26, 2021Updated 5 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- Minimal kernel for cortex m based microcontrollers.☆10Jun 14, 2025Updated 8 months ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago