RPTU-EIS / RISCV-CoreLinks
5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
☆12Updated 10 months ago
Alternatives and similar repositories for RISCV-Core
Users that are interested in RISCV-Core are comparing it to the libraries listed below
Sorting:
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated last month
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆14Updated 2 months ago
- ☆28Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- ☆29Updated last month
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- ☆22Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆33Updated 2 months ago
- RISC-V 64 CPU☆10Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- Advanced Architecture Labs with CVA6☆61Updated last year
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- Pipelined 64-bit RISC-V core☆15Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- ☆18Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago