RPTU-EIS / RISCV-CoreView external linksLinks
5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
☆13Dec 4, 2025Updated 2 months ago
Alternatives and similar repositories for RISCV-Core
Users that are interested in RISCV-Core are comparing it to the libraries listed below
Sorting:
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆30May 30, 2020Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- [UAV] - [STM32F103] - 6 Axes sensor MPU6050 - Quaternion & Euler Angles Compute - PID Controller☆12Oct 17, 2016Updated 9 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- ☆66Aug 5, 2024Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Mar 2, 2023Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆22Nov 25, 2023Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆35Jan 29, 2025Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- This code repository contains the Arduino embedded codes for hexapod bionic robot. It uses Arduino and multiple sensors to complete the …☆22Oct 29, 2023Updated 2 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆30Jan 23, 2025Updated last year
- ☆24Nov 14, 2023Updated 2 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Aug 5, 2025Updated 6 months ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆51Jul 30, 2025Updated 6 months ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 2 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆47Updated this week
- a riscv32 rv32imc emulator written in c.☆33Jul 24, 2025Updated 6 months ago