RPTU-EIS / RISCV-CoreLinks
5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
☆13Updated last year
Alternatives and similar repositories for RISCV-Core
Users that are interested in RISCV-Core are comparing it to the libraries listed below
Sorting:
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆29Updated 5 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- ☆13Updated 8 months ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- ☆16Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Direct Access Memory for MPSoC☆13Updated 5 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 6 months ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- Network on Chip for MPSoC☆28Updated 5 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- ☆15Updated last week