RPTU-EIS / RISCV-Core
5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
☆11Updated 8 months ago
Alternatives and similar repositories for RISCV-Core:
Users that are interested in RISCV-Core are comparing it to the libraries listed below
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- RISC-V 64 CPU☆11Updated 2 years ago
- ☆26Updated 4 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆24Updated last month
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- ☆17Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- A small Neural Network Processor for Edge devices.☆10Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆15Updated 9 months ago
- ☆32Updated last week
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 2 months ago
- ☆22Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago