RPTU-EIS / RISCV-Core
5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
☆11Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for RISCV-Core
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated last week
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- ☆25Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆17Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆27Updated 4 years ago
- ☆31Updated last month
- verification of simple axi-based cache☆17Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- SystemC training aimed at TLM.☆26Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆16Updated 4 months ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- ☆37Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆44Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆15Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆28Updated last year