vrishbhan / Matrix-MultiplicationLinks
Design for 4 x 4 Matrix Multiplication using Verilog
☆35Updated 10 years ago
Alternatives and similar repositories for Matrix-Multiplication
Users that are interested in Matrix-Multiplication are comparing it to the libraries listed below
Sorting:
- Verilog implementation of Softmax function☆78Updated 3 years ago
- ☆73Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆55Updated 8 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- IC implementation of TPU☆147Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆77Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆115Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆65Updated 3 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆46Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆162Updated 11 months ago
- ☆40Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆71Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆66Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago