☆14Jun 30, 2019Updated 7 years ago
Alternatives and similar repositories for arm_soc
Users that are interested in arm_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- personal practice☆11Sep 18, 2026Updated last month
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆10May 26, 2023Updated 3 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- ☆10Aug 12, 2021Updated 5 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- ☆11Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 4 years ago
- Map based notes taking application☆12Dec 10, 2022Updated 3 years ago
- Day 105: Tiny RISC-V - 从零开始用 Verilog 实现一个教育级 RISC-V 处 理器☆15May 17, 2026Updated 5 months ago
- ☆39Aug 12, 2015Updated 11 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- uvm auto generator☆23Aug 27, 2018Updated 8 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Mini-PCIe RTL-SDR☆19Jan 30, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- code to emulate a custom pcidevice in QEMU (qemu mod, lkm, and userspace app)☆17Jan 27, 2023Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago