zhouzaixin / arm_socLinks
☆14Updated 5 years ago
Alternatives and similar repositories for arm_soc
Users that are interested in arm_soc are comparing it to the libraries listed below
Sorting:
- SoC Based on ARM Cortex-M3☆32Updated last month
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- ☆12Updated 9 years ago
- ☆25Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆17Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- Verification IP for Watchdog☆11Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last month
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago