liyu-ao / PE-array-for-LeNet-accelerator-based-on-FPGALinks
This is a 4*5 PE array for LeNet accelerator based on FPGA.
☆12Updated 2 years ago
Alternatives and similar repositories for PE-array-for-LeNet-accelerator-based-on-FPGA
Users that are interested in PE-array-for-LeNet-accelerator-based-on-FPGA are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆65Updated 6 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆30Updated 7 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆112Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆34Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- ☆14Updated 3 years ago
- ☆33Updated 9 months ago