This is a 4*5 PE array for LeNet accelerator based on FPGA.
☆13Jul 20, 2022Updated 3 years ago
Alternatives and similar repositories for PE-array-for-LeNet-accelerator-based-on-FPGA
Users that are interested in PE-array-for-LeNet-accelerator-based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- An LeNet RTL implement onto FPGA☆51May 4, 2018Updated 7 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆38Nov 18, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- AutoVRL is an open-source high fidelity simulator for simulation to real-world autonomous ground vehicle deep reinforcement learning rese…☆12Apr 26, 2023Updated 2 years ago
- ☆11Dec 31, 2019Updated 6 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- ☆17Nov 14, 2022Updated 3 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Mirror of Sven Verdoolaege's isl at http://repo.or.cz/w/isl.git (occasionally with changes for islpy)☆10Dec 16, 2025Updated 3 months ago
- ☆10Aug 22, 2023Updated 2 years ago
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆16Aug 3, 2025Updated 7 months ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Automatically set the primary video output at boot-time given a video device is unavailable due to hardware-passthrough (VFIO), or any ot…☆13Jun 5, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Scraping repository of the most relevant topics with regards to Spatio-Temporal Neural Networks available in the arXiv archive. The repos…☆16Updated this week
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- ☆14Aug 8, 2022Updated 3 years ago
- the released codes for DiamondGAN - a scalable multiple-to-one domain translation approach in medical imaging☆12Jan 16, 2020Updated 6 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- An Inkscape Plugin which converts SVG to HTML+CSS.☆40Feb 3, 2013Updated 13 years ago
- 2020 年度 IT 鐵人賽 , 準備資料 - 主題 " Electron "☆13Oct 5, 2023Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago