liyu-ao / PE-array-for-LeNet-accelerator-based-on-FPGA
This is a 4*5 PE array for LeNet accelerator based on FPGA.
☆12Updated 2 years ago
Alternatives and similar repositories for PE-array-for-LeNet-accelerator-based-on-FPGA:
Users that are interested in PE-array-for-LeNet-accelerator-based-on-FPGA are comparing it to the libraries listed below
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆63Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 10 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- IC implementation of TPU☆121Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- ☆36Updated 4 years ago
- ☆107Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆18Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆80Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago