AES-based-on-FPGA developed by verilog.
☆23Apr 23, 2020Updated 5 years ago
Alternatives and similar repositories for AES-based-on-FPGA
Users that are interested in AES-based-on-FPGA are comparing it to the libraries listed below
Sorting:
- AES加密解密算法的Verilog实现☆69Jan 17, 2016Updated 10 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 12 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated last week
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- c++的一些基础知识总结☆10Oct 28, 2020Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- 电商库存服务中实现缓存+数据库双写一致性保障方案☆12Jan 17, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- AI Cluster Observability & Troubleshooting Toolkit. Powered by SII & Infrawaves.☆33Feb 10, 2026Updated 3 weeks ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆14Mar 13, 2019Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- 使用verilog实现流水线 FFT☆14Jul 1, 2024Updated last year
- ☆12Jul 13, 2018Updated 7 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Jan 6, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago