BalaDhinesh / Accelerating_Standard_and_Modified_AES128Links
Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms
☆33Updated 4 years ago
Alternatives and similar repositories for Accelerating_Standard_and_Modified_AES128
Users that are interested in Accelerating_Standard_and_Modified_AES128 are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆62Updated last year
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆57Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- ☆40Updated 6 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- SRAM☆22Updated 5 years ago
- A verilog implementation for Network-on-Chip☆80Updated 8 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated 2 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- ☆17Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- BlackParrot on Zynq☆49Updated this week
- Implementation of a cache memory in verilog☆15Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆33Updated last year
- A Verilog implementation of a processor cache.☆36Updated 8 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆10Updated 3 years ago