本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。
☆38Nov 18, 2024Updated last year
Alternatives and similar repositories for LeNet-5-on-FPGA
Users that are interested in LeNet-5-on-FPGA are comparing it to the libraries listed below
Sorting:
- Zynq/FPGA实现CNN手写数字(0-9)识别☆38Dec 14, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- 本项目使用 STM32F103C8T6 微控制器实现 2024 年电子设计竞赛 H 题的解决方案。项目代码和相关资源已开源，供大家学习和参考☆18Jun 20, 2025Updated 8 months ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- 2023集创赛紫光同创杯一等奖项目☆154Jan 7, 2024Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Apr 29, 2025Updated 10 months ago
- 基于FPGA进行车牌识别☆91Oct 19, 2023Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆18Mar 5, 2024Updated 2 years ago
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 4 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆18Aug 25, 2023Updated 2 years ago
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆17May 10, 2020Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 7 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆19Updated this week
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆62Dec 11, 2023Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Nov 27, 2022Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆151Dec 8, 2019Updated 6 years ago
- EasyDS是一款创新型AI教育系统，专为考研数据结构学习设计。系统采用费曼学习法，通过多智能体协同教学模式，实现深度交互式学习体验。不同于传统"问答式"AI辅导，EasyDS引导学生主动讲解题目，智能体根据学生表现动态调整教学策略，形成"讲解-反馈-修正-强化"的学习闭环…☆27May 23, 2025Updated 9 months ago
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆19Apr 7, 2025Updated 11 months ago
- Compress, Deploy and Inference YOLOv7 on low-cost MCUs☆13Oct 30, 2025Updated 4 months ago
- ☆12Feb 7, 2023Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 2 years ago
- Tyee: A Unified, Modular, and Fully-Integrated Configurable Toolkit for Intelligent Physiological Health Care☆19Mar 1, 2026Updated last week
- Fault detection and diagnosis for dynamic system based on GAN and independent subspace reconstruction☆12Jun 12, 2023Updated 2 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 5 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- 基于ov5640摄像头的实时显示☆15Jul 29, 2022Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 4 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆26Jun 6, 2025Updated 9 months ago
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated last year
- Design of a Two-Stage Continuous Fall Detection System Using Multiframe Radar Range-Doppler Maps☆14Apr 24, 2024Updated last year
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year