Making cocotb testbenches that bit easier
☆43Feb 28, 2026Updated 8 months ago
Alternatives and similar repositories for forastero
Users that are interested in forastero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 4 months ago
- Staging area for new features of cocotb☆15Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- Python interface for cross-calling with HDL☆54Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆79Jul 14, 2026Updated 3 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Digital Design Equivalence Checking☆112Updated this week
- ☆30Jul 25, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 3 weeks ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- Unit testing for cocotb☆177Oct 17, 2026Updated last week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 2 weeks ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- 🌿 A data acquisition framework in Python and Verilog☆48Oct 16, 2026Updated 2 weeks ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆102Jul 22, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆88Sep 30, 2026Updated last month
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆80Oct 19, 2026Updated last week
- APyTypes - Algorithmic data types for Python☆46Updated this week
- The UVM written in Python☆572Updated this week
- ☆17Jun 5, 2024Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆120Updated this week