Intuity / forastero

Related projects: ⓘ

• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆21Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆59Updated last week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆48Updated 2 months ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆19Updated 6 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆46Updated 2 weeks ago
• fvutils / pyucis
  Python API to Unified Coverage Interoperability Standard (UCIS) Data
  ☆20Updated 9 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆27Updated 6 months ago
• wallento / cocotbext-wishbone
  ☆12Updated 9 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆13Updated 3 weeks ago
• antmicro / cocotb-verilator-build
  ☆25Updated last year
• antmicro / verilator-verification-features-tests
  ☆12Updated this week
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆29Updated last week
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• bensampson5 / libsv
  An open source, parameterized SystemVerilog digital hardware IP library
  ☆21Updated 3 months ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆52Updated 3 years ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated this week
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆36Updated 5 years ago
• imaginationtech / constrainedrandom
  A Python package for creating and solving constrained randomization problems.
  ☆14Updated 3 months ago
• prasadp4009 / tbengy
  Python Tool for UVM Testbench Generation
  ☆48Updated 4 months ago
• pulp-platform / svase
  ☆28Updated last week
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆46Updated 6 months ago
• schang412 / cocotbext-spi
  ☆18Updated 2 months ago
• alexforencich / cocotbext-uart
  UART models for cocotb
  ☆22Updated last year
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆21Updated 3 years ago
• vsdip / vsdsram_sky130
  ☆35Updated 2 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆68Updated 2 years ago
• mciepluc / apbi2c_cocotb_example
  An example Python-based MDV testbench for apbi2c core
  ☆27Updated last month
• snishizawa / libretto
  Characterizer
  ☆19Updated 3 weeks ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆39Updated 8 months ago
• blockwork-eda / blockwork
  An opinionated build environment for EDA projects
  ☆13Updated last week