Making cocotb testbenches that bit easier
☆42Feb 28, 2026Updated 7 months ago
Alternatives and similar repositories for forastero
Users that are interested in forastero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 3 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Unit testing for cocotb☆176Sep 23, 2026Updated 2 weeks ago
- ☆30Jul 25, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Netlist API (and more) for EDA flow development☆165Updated this week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆110Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆85Sep 30, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- RTLMeter benchmark suite☆33Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- 🌿 A data acquisition framework in Python and Verilog☆48Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- ☆17Jun 5, 2024Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- APyTypes - Algorithmic data types for Python☆45Updated this week
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆32Oct 5, 2022Updated 4 years ago
- The UVM written in Python☆573Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆24Jan 10, 2015Updated 11 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- UART models for cocotb☆37Aug 24, 2026Updated last month
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week