Making cocotb testbenches that bit easier
☆39Feb 28, 2026Updated 4 months ago
Alternatives and similar repositories for forastero
Users that are interested in forastero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 11 months ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆32Feb 2, 2026Updated 4 months ago
- ☆17Jun 5, 2024Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unit testing for cocotb☆170Apr 18, 2026Updated 2 months ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆19Jun 22, 2026Updated last week
- Netlist API (and more) for EDA flow development☆143Updated this week
- Coverview☆32Jun 3, 2026Updated 3 weeks ago
- Hardware transactions library for Amaranth☆27Jun 22, 2026Updated last week
- The UVM written in Python☆556Updated this week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Filelist generator☆21Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- A hardware component library developed with ROHD.☆113May 3, 2026Updated last month
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆67Aug 18, 2021Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 2 months ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆34Oct 15, 2024Updated last year
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆59Jun 7, 2026Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Naive Educational RISC V processor☆96Oct 12, 2025Updated 8 months ago
- ☆20May 8, 2012Updated 14 years ago