Making cocotb testbenches that bit easier
☆38Feb 28, 2026Updated 2 months ago
Alternatives and similar repositories for forastero
Users that are interested in forastero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Debug waveforms with GDB☆30Nov 12, 2025Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 2 months ago
- ☆17Jun 5, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- APyTypes - Algorithmic data types for Python☆41Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated last month
- Unit testing for cocotb☆169Apr 18, 2026Updated last week
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- Coverview☆28Jan 29, 2026Updated 3 months ago
- Hardware transactions library for Amaranth☆26Apr 23, 2026Updated last week
- The UVM written in Python☆534Apr 20, 2026Updated last week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Filelist generator☆20Apr 23, 2026Updated last week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- A hardware component library developed with ROHD.☆112Mar 6, 2026Updated last month
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆67Aug 18, 2021Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 2 weeks ago
- SystemVerilog Linter based on pyslang☆32May 5, 2025Updated 11 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- Cocotb AHB Extension - AHB VIP☆22Dec 12, 2025Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆55Apr 2, 2026Updated 3 weeks ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last week
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Naive Educational RISC V processor☆96Oct 12, 2025Updated 6 months ago
- ☆20May 8, 2012Updated 13 years ago