Making cocotb testbenches that bit easier
☆37Feb 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for forastero
Users that are interested in forastero are comparing it to the libraries listed below
Sorting:
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- Python interface for cross-calling with HDL☆48Mar 14, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- ☆17Jun 5, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- APyTypes - Algorithmic data types for Python☆40Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Mar 13, 2026Updated last week
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Coverview☆28Jan 29, 2026Updated last month
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated last week
- The UVM written in Python☆510Mar 9, 2026Updated last week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Filelist generator☆20Mar 3, 2026Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- A hardware component library developed with ROHD.☆112Mar 6, 2026Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆65Aug 18, 2021Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Cocotb AHB Extension - AHB VIP☆21Dec 12, 2025Updated 3 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month