Python/C/RTL cosimulation with Xilinx's xsim simulator
☆80Jul 14, 2026Updated 3 months ago
Alternatives and similar repositories for pyxsi
Users that are interested in pyxsi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- Unit testing for cocotb☆177Oct 17, 2026Updated 2 weeks ago
- VHDL related news.☆27Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆90Sep 30, 2026Updated last month
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Updated this week
- A Python package to use FPGA development tools programmatically.☆151Sep 21, 2026Updated last month
- Cross EDA Abstraction and Automation☆45Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Generate bitstream from FPGA assembly.☆30Oct 27, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- ☆10Apr 6, 2017Updated 9 years ago
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆68Feb 22, 2021Updated 5 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago