Python/C/RTL cosimulation with Xilinx's xsim simulator
☆77Mar 13, 2026Updated 2 months ago
Alternatives and similar repositories for pyxsi
Users that are interested in pyxsi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- Unit testing for cocotb☆169Apr 18, 2026Updated last month
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL related news.☆27Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆76Feb 18, 2026Updated 3 months ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- AXI interface modules for Cocotb☆331Mar 13, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆43May 26, 2018Updated 8 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated last month
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆56Apr 2, 2026Updated last month
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆88May 17, 2026Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated 2 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 3 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆375May 16, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week