Python/C/RTL cosimulation with Xilinx's xsim simulator
☆78Mar 13, 2026Updated last week
Alternatives and similar repositories for pyxsi
Users that are interested in pyxsi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 8 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDL related news.☆27Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Feb 18, 2026Updated last month
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Updated this week
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆43May 26, 2018Updated 7 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆30Feb 23, 2026Updated last month
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- Generate bitstream from FPGA assembly.☆27Feb 23, 2026Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆53Mar 14, 2023Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago