Python/C/RTL cosimulation with Xilinx's xsim simulator
☆78Jul 21, 2025Updated 7 months ago
Alternatives and similar repositories for pyxsi
Users that are interested in pyxsi are comparing it to the libraries listed below
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 7 months ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated 11 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25May 18, 2025Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- ☆17Feb 3, 2023Updated 3 years ago
- ☆43May 26, 2018Updated 7 years ago
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- Making cocotb testbenches that bit easier☆37Updated this week
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆51Feb 19, 2026Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆29Feb 23, 2026Updated last week
- Generate bitstream from FPGA assembly.☆26Feb 23, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Feb 18, 2026Updated 2 weeks ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago