Python/C/RTL cosimulation with Xilinx's xsim simulator
☆78Jul 14, 2026Updated last week
Alternatives and similar repositories for pyxsi
Users that are interested in pyxsi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆130Dec 20, 2022Updated 3 years ago
- Unit testing for cocotb☆174Apr 18, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- VHDL related news.☆27Updated this week
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- A Python package to use FPGA development tools programmatically.☆148Mar 22, 2025Updated last year
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 5 months ago
- ☆43May 26, 2018Updated 8 years ago
- AXI interface modules for Cocotb☆344Mar 13, 2026Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 2 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆383Jul 17, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year