High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
☆27Feb 2, 2026Updated last month
Alternatives and similar repositories for mem_model
Users that are interested in mem_model are comparing it to the libraries listed below
Sorting:
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- Making cocotb testbenches that bit easier☆37Feb 24, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago
- Coverview☆28Jan 29, 2026Updated last month
- JTAG DPI module for OpenRISC simulation with Verilator☆17Oct 27, 2012Updated 13 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Simple UVM testbench development using the uvmtb_template files☆23Jan 16, 2025Updated last year
- ☆14Apr 29, 2024Updated last year
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 9 months ago
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆52Dec 6, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆76Dec 30, 2025Updated 2 months ago
- Методические материалы курса "Практикум по ПЛИС"☆41Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆34Feb 17, 2026Updated 2 weeks ago
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago