wyvernSemi / mem_modelLinks
High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
☆24Updated 3 months ago
Alternatives and similar repositories for mem_model
Users that are interested in mem_model are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- Platform Level Interrupt Controller☆43Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- UART models for cocotb☆31Updated last month
- ☆14Updated 6 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- SystemVerilog FSM generator☆32Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆40Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated last week