High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
☆27Feb 2, 2026Updated last month
Alternatives and similar repositories for mem_model
Users that are interested in mem_model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated last month
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆144Mar 6, 2026Updated 2 weeks ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 3 weeks ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Coverview☆28Jan 29, 2026Updated last month
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Mar 15, 2026Updated last week
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- Intel(R) 8051 Instruction Set Simulator☆14Aug 17, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆54Mar 13, 2025Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆62Mar 16, 2026Updated last week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 weeks ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 10 months ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆52Dec 6, 2024Updated last year
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆79Dec 30, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Методические материалы курса "Практикум по ПЛИС"☆45Mar 14, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- ☆33Jan 7, 2025Updated last year
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated 2 weeks ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago