wyvernSemi / mem_modelLinks
High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
☆24Updated 2 months ago
Alternatives and similar repositories for mem_model
Users that are interested in mem_model are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆55Updated 3 months ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Platform Level Interrupt Controller☆43Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- ☆29Updated last week
- UART models for cocotb