siliconcompiler / logikLinks
A configurable RTL to bitstream FPGA toolchain
☆37Updated 3 weeks ago
Alternatives and similar repositories for logik
Users that are interested in logik are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆220Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆460Updated 2 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆193Updated 3 weeks ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆242Updated 3 years ago
- VRoom! RISC-V CPU☆508Updated 10 months ago
- Communication framework for RTL simulation and emulation.☆288Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆399Updated this week
- Silicon Layout Wizard☆173Updated last month
- VHDL synthesis (based on ghdl)☆337Updated last month
- Playground for VGA projects on Tiny Tapeout☆63Updated 4 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆301Updated last year
- Universal Memory Interface (UMI)☆147Updated last week
- FOSS Flow For FPGA☆397Updated 6 months ago
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- CoreScore☆158Updated 5 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- ☆276Updated last week
- FPGA 101 lessons/labs☆387Updated last year
- 10Gb Ethernet Switch☆221Updated 2 months ago
- CORE-V Family of RISC-V Cores☆278Updated 5 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆665Updated this week
- A modern and open-source cross-platform software for chips reverse engineering.☆264Updated 7 months ago
- List of FPGA Lattice boards using open tools☆328Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆252Updated last month
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- Verilog package manager written in Rust☆144Updated 9 months ago