Alternatives and similar repositories for logik:

Users that are interested in logik are comparing it to the libraries listed below

• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆132Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆172Updated last month
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆228Updated 2 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆143Updated 2 weeks ago
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆439Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆376Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• olofk / corescore
  CoreScore
  ☆143Updated last month
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆99Updated 8 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆295Updated 3 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆326Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆326Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆420Updated 6 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆272Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆400Updated 2 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆296Updated 9 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated last week
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆178Updated 2 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated 11 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆631Updated 2 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆228Updated 5 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆74Updated 3 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆172Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated 2 years ago
• chipsalliance / t1
  ☆256Updated this week
• zylin / zpu
  The Zylin ZPU
  ☆242Updated 9 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆165Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆500Updated 6 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year