siliconcompiler / logikLinks
A configurable RTL to bitstream FPGA toolchain
☆56Updated 3 weeks ago
Alternatives and similar repositories for logik
Users that are interested in logik are comparing it to the libraries listed below
Sorting:
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆214Updated 2 months ago
- VRoom! RISC-V CPU☆516Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆267Updated 3 years ago
- Communication framework for RTL simulation and emulation.☆308Updated this week
- Example LED blinking project for your FPGA dev board of choice☆189Updated 2 weeks ago
- RTL logic synthesis☆126Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- VHDL synthesis (based on ghdl)☆354Updated 3 weeks ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆481Updated 3 months ago
- FOSS Flow For FPGA☆424Updated last year
- CoreScore☆172Updated 2 months ago
- Silicon Layout Wizard☆193Updated last week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- FPGA 101 lessons/labs☆402Updated last year
- Universal Memory Interface (UMI)☆157Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Updated 5 months ago
- 😎 A curated list of awesome RISC-V implementations☆142Updated 2 years ago
- A list of resources related to the open-source FPGA projects☆439Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆309Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆276Updated this week
- Small footprint and configurable DRAM core☆466Updated 3 weeks ago
- A computer for human beings.☆49Updated last year
- Small footprint and configurable Ethernet core☆273Updated 3 weeks ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆377Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated last week