Alternatives and similar repositories for logik

Users that are interested in logik are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆139Updated 4 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆249Updated 3 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆196Updated last month
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆463Updated 2 weeks ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆508Updated 11 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆402Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆291Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆400Updated 7 months ago
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆389Updated last year
• olofk / corescore
  CoreScore
  ☆159Updated 6 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆179Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆431Updated last month
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆175Updated 2 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆302Updated last year
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆340Updated 2 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆137Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆253Updated last week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated last week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆111Updated 3 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆444Updated 10 months ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆226Updated 3 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated 9 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆343Updated 5 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 9 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆192Updated last week
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆240Updated 2 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆292Updated this week