A configurable RTL to bitstream FPGA toolchain
☆56Jan 19, 2026Updated last month
Alternatives and similar repositories for logik
Users that are interested in logik are comparing it to the libraries listed below
Sorting:
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Modular hardware build system☆1,130Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated 3 weeks ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆161Dec 5, 2025Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆82Jan 28, 2026Updated last month
- An Open-source FPGA IP Generator☆1,056Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆491Oct 21, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆17Feb 18, 2026Updated last week
- ☆16Jan 25, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Updated this week
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- Fun with wgpu: Simulating slime mold☆24Aug 22, 2024Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,066Feb 7, 2026Updated 3 weeks ago
- Another World on a chip☆292Oct 6, 2023Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,265Mar 10, 2025Updated 11 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,360Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Feb 19, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Feb 23, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- ☆308Jan 23, 2026Updated last month
- Build your hardware, easily!☆3,739Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- ☆46Sep 13, 2024Updated last year
- A modern and open-source cross-platform software for chips reverse engineering.☆278Nov 25, 2024Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆308Updated this week