siliconcompiler / logikLinks
A configurable RTL to bitstream FPGA toolchain
☆43Updated this week
Alternatives and similar repositories for logik
Users that are interested in logik are comparing it to the libraries listed below
Sorting:
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆200Updated last week
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆465Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆252Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆408Updated last week
- Communication framework for RTL simulation and emulation.☆294Updated last week
- Example LED blinking project for your FPGA dev board of choice☆184Updated last week
- FOSS Flow For FPGA☆405Updated 8 months ago
- VHDL synthesis (based on ghdl)☆346Updated 3 months ago
- FPGA 101 lessons/labs☆390Updated last year
- CoreScore☆163Updated last month
- Silicon Layout Wizard☆181Updated this week
- VRoom! RISC-V CPU☆510Updated last year
- Small footprint and configurable Ethernet core☆259Updated 2 weeks ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- A computer for human beings.☆45Updated 10 months ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆363Updated last month
- Experimental flows using nextpnr for Xilinx devices☆246Updated 11 months ago
- A list of resources related to the open-source FPGA projects☆425Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆675Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆303Updated last year
- ☆346Updated 2 years ago
- Small footprint and configurable DRAM core☆435Updated 2 months ago
- CORE-V Family of RISC-V Cores☆294Updated 7 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆347Updated 6 months ago