wyvernSemi / usbModel
USB virtual model in C++ for Verilog
☆28Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for usbModel
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated this week
- A padring generator for ASICs☆22Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- ☆29Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆32Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- ☆36Updated 2 years ago
- sample VCD files☆36Updated 8 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- SystemVerilog Linter based on pyslang☆22Updated 7 months ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆28Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 4 months ago
- Virtual development board for HDL design☆39Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- ☆12Updated 2 years ago
- Library of reusable VHDL components☆25Updated 8 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago