wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆30Updated 7 months ago
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆22Updated 3 weeks ago
- ☆33Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An automatic clock gating utility☆47Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated 2 weeks ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 3 months ago
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆33Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- ☆36Updated 2 years ago
- Characterizer☆22Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago