wyvernSemi / usbModelLinks
USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
☆32Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Example of how to use UVM with Verilator☆34Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- ☆33Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- RISC-V processor☆32Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Docker Development Environment for SpinalHDL☆20Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- sample VCD files☆41Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago