wyvernSemi / usbModel
USB virtual model in C++ for Verilog
☆28Updated last month
Related projects ⓘ
Alternatives and complementary repositories for usbModel
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- A padring generator for ASICs☆22Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- ☆33Updated 2 years ago
- sample VCD files☆36Updated 9 months ago
- Virtual development board for HDL design☆39Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- ☆22Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- ☆36Updated 2 years ago
- ☆29Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- An automatic clock gating utility☆43Updated 4 months ago
- PicoRV☆43Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- ☆12Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago