wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆31Updated 11 months ago
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆33Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 3 years ago
- sample VCD files☆37Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 2 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- PicoRV☆44Updated 5 years ago