wyvernSemi / usbModel
USB virtual model in C++ for Verilog
☆29Updated 6 months ago
Alternatives and similar repositories for usbModel:
Users that are interested in usbModel are comparing it to the libraries listed below
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- A padring generator for ASICs☆25Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- ☆33Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- An automatic clock gating utility☆47Updated 3 weeks ago
- ☆36Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- sample VCD files☆37Updated last year
- RISC-V processor☆30Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- ☆22Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- SystemVerilog Linter based on pyslang☆30Updated 3 months ago
- ☆33Updated 4 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year