wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆31Updated 8 months ago
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated last week
- sample VCD files☆37Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆34Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- ☆33Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 5 months ago
- Docker Development Environment for SpinalHDL☆20Updated 11 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- ☆39Updated 2 years ago
- ☆22Updated 2 months ago
- ☆37Updated 3 years ago