wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆32Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆36Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Example of how to use UVM with Verilator☆23Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- sample VCD files☆39Updated last month
- ☆38Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- UART cocotb module☆11Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆32Updated 2 years ago
- ☆34Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- An automatic clock gating utility☆50Updated 6 months ago
- Library of reusable VHDL components☆28Updated last year