USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
☆33Oct 15, 2024Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆15Jan 25, 2026Updated 4 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆94Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆146Mar 6, 2026Updated 3 months ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆42May 9, 2026Updated last month
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆37Sep 19, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- ☆21Mar 9, 2021Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Jun 4, 2021Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Nov 29, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆75May 26, 2026Updated 2 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆39Jan 11, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTLMeter benchmark suite☆31Updated this week
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 11 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year