USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
☆35Oct 15, 2024Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 2, 2023Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- ☆15May 24, 2025Updated last year
- ☆16Jan 25, 2026Updated 8 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTLMeter benchmark suite☆33Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Feb 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI flash MITM and emulation (QSPI is a WIP)☆22Jan 27, 2022Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆149Jun 16, 2026Updated 3 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆41Jan 11, 2026Updated 8 months ago
- A modern schematic entry and simulation program☆96Sep 24, 2026Updated 2 weeks ago
- ☆15May 17, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated last week
- The Diderot language compiler☆16Mar 13, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 2 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆96Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆37Sep 19, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆22Mar 9, 2021Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year