USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
☆32Oct 15, 2024Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- ☆16Jan 25, 2026Updated last month
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- A modern schematic entry and simulation program☆84Feb 23, 2026Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆136Feb 19, 2026Updated last week
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- ☆37Sep 19, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- ☆21Mar 9, 2021Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- RTLMeter benchmark suite☆29Updated this week
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Some documentation on the SNES PPUs☆15May 29, 2024Updated last year
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago