wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆32Updated last year
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆33Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Example of how to use UVM with Verilator☆32Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- PicoRV☆43Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- ☆14Updated 9 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago