USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
☆36Oct 15, 2024Updated 2 years ago
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 2, 2023Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- ☆15May 24, 2025Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- RTLMeter benchmark suite☆34Updated this week
- ☆16Jan 25, 2026Updated 9 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verified visual schematics for all SKY130 Cells☆13Oct 6, 2026Updated 3 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆155Jun 16, 2026Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆22Jan 27, 2022Updated 4 years ago
- A modern schematic entry and simulation program☆98Sep 24, 2026Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- SystemVerilog RTL Linter for YoSys☆25Nov 22, 2024Updated last year
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Jan 24, 2026Updated 9 months ago
- ☆15May 17, 2025Updated last year
- The Diderot language compiler☆16Mar 13, 2023Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Oct 11, 2026Updated 2 weeks ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago