wyvernSemi / usbModelLinks
USB virtual model in C++ for Verilog
☆31Updated 8 months ago
Alternatives and similar repositories for usbModel
Users that are interested in usbModel are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- ☆33Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- ☆34Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- sample VCD files☆37Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 3 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated last week
- Library of reusable VHDL components☆28Updated last year
- ☆36Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- SystemVerilog Linter based on pyslang☆31Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 4 months ago
- Docker Development Environment for SpinalHDL☆20Updated 10 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week