zeroasiccorp / umiLinks
Universal Memory Interface (UMI)
☆148Updated last week
Alternatives and similar repositories for umi
Users that are interested in umi are comparing it to the libraries listed below
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Communication framework for RTL simulation and emulation.☆293Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- ☆45Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- RISC-V Nox core☆68Updated last month
- FuseSoC standard core library☆147Updated 3 months ago
- ☆49Updated 4 months ago
- Fabric generator and CAD tools.☆193Updated last week
- ☆60Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆250Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆209Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- FPGA tool performance profiling☆102Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Framework Open EDA Gui☆68Updated 8 months ago
- A tool for synthesizing Verilog programs☆98Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆211Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆112Updated this week
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- A pipelined RISC-V processor☆57Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week