Universal Memory Interface (UMI)
☆157Mar 18, 2026Updated this week
Alternatives and similar repositories for umi
Users that are interested in umi are comparing it to the libraries listed below
Sorting:
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated last week
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Verilog hardware abstraction library☆49Mar 13, 2026Updated last week
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆39Updated this week
- An open-source UCIe implementation☆88Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Modular hardware build system☆1,131Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆62Updated this week
- Basic Common Modules☆46Mar 11, 2026Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- Coverview☆28Jan 29, 2026Updated last month
- A hardware component library developed with ROHD.☆112Mar 6, 2026Updated 2 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 2 months ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- ☆14Mar 9, 2026Updated last week
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 2 weeks ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- ☆21Sep 26, 2025Updated 5 months ago