Universal Memory Interface (UMI)
☆162Aug 3, 2026Updated last week
Alternatives and similar repositories for umi
Users that are interested in umi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Communication framework for RTL simulation and emulation.☆316Aug 3, 2026Updated last week
- Demo: how to create a custom EBRICK☆28Nov 20, 2024Updated last year
- A modular hardware abstraction library☆55Aug 3, 2026Updated last week
- An open-source UCIe implementation☆124Jul 14, 2026Updated 3 weeks ago
- ☆22Sep 26, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆25Jul 12, 2023Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- Modular hardware build system☆1,198Updated this week
- UVM-SystemC reference implementation☆20Apr 8, 2026Updated 4 months ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Basic Common Modules☆48Jul 16, 2026Updated 3 weeks ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- A hardware component library developed with ROHD.☆115Jul 1, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆63Jan 20, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆227Jun 5, 2026Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Jul 28, 2026Updated 2 weeks ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆47Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- An example model of a Network Processing Unit using the PFPSim framework.☆14Aug 23, 2016Updated 9 years ago
- APB Logic☆29Updated this week
- Coverview☆32Aug 5, 2026Updated last week