Universal Memory Interface (UMI)
☆157Feb 20, 2026Updated last week
Alternatives and similar repositories for umi
Users that are interested in umi are comparing it to the libraries listed below
Sorting:
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated 3 weeks ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Verilog hardware abstraction library☆46Feb 23, 2026Updated last week
- An open-source UCIe implementation☆83Updated this week
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- Modular hardware build system☆1,130Updated this week
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated 3 weeks ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ☆21Sep 26, 2025Updated 5 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Updated this week