Alternatives and similar repositories for sdcx

Users that are interested in sdcx are comparing it to the libraries listed below

• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆79Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆61Updated 2 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆104Updated last week
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆37Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 9 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 6 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 3 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆41Updated 3 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated 3 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆70Updated 9 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated last month
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 3 years ago
• stefanpie / sa-placer
  ☆16Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated 2 months ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 9 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago