dalance / sdcxLinks
☆13Updated last week
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below
Sorting:
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆47Updated last month
- Logic circuit analysis and optimization☆39Updated 7 months ago
- Verylup: the Veryl toolchain installer☆11Updated this week
- SystemVerilog language server client for Visual Studio Code☆21Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated 2 months ago
- Verilog generation tool written in Rust☆58Updated last year
- RISCV Core written in Calyx☆16Updated 9 months ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Verilator Porcelain☆47Updated last year
- ☆14Updated 2 months ago
- Basic Common Modules☆38Updated last week
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A Verilog Filelist parser in Rust☆10Updated 3 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- An automatic clock gating utility☆47Updated last month
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- ☆14Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆63Updated 3 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- Verilog AST☆21Updated last year
- Verilog parsing and generator crate.☆21Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Hardware generator debugger☆74Updated last year
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆22Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago