☆21Apr 15, 2026Updated last month
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Sep 26, 2025Updated 7 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Basic Common Modules☆48Apr 30, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A git subcommand to apply skeleton repository continuously☆15Apr 2, 2026Updated last month
- ☆13May 2, 2026Updated 2 weeks ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- A stopwatch program for the terminal.☆15Mar 6, 2021Updated 5 years ago
- ☆16May 7, 2026Updated last week
- ☆20Dec 23, 2020Updated 5 years ago
- ☆25May 11, 2026Updated last week
- SystemVerilog FSM generator☆39May 10, 2026Updated last week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆39Jan 13, 2023Updated 3 years ago
- Verilog hardware abstraction library☆53May 12, 2026Updated last week
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆103Apr 19, 2026Updated last month
- LR-style Parser Generator☆19May 28, 2025Updated 11 months ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Erlang language server☆26Mar 19, 2026Updated 2 months ago
- ☆13Apr 15, 2025Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An immensely simple library for story-driven development☆24Dec 2, 2025Updated 5 months ago
- Library of strings of constant maximum size that can be copied and stack allocated☆20Dec 5, 2025Updated 5 months ago
- Datasets for EDA LLM research☆43Jan 17, 2025Updated last year
- Dynamic structured values for Rust☆30May 2, 2026Updated 2 weeks ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Demo SoC for SiliconCompiler.☆63Mar 29, 2026Updated last month
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆11Jun 2, 2017Updated 8 years ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- 3D FPGA Architecture Exploration Tool☆19Feb 24, 2026Updated 2 months ago
- Cargo subcommand to generate trend graph of dependent crates☆34Updated this week
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Communication framework for RTL simulation and emulation.☆311May 5, 2026Updated 2 weeks ago
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 3 months ago
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago