☆23Aug 31, 2026Updated 2 weeks ago
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Basic Common Modules☆48Sep 3, 2026Updated 2 weeks ago
- Verylup: the Veryl toolchain installer☆13Updated this week
- ☆13May 2, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A stopwatch program for the terminal.☆15Mar 6, 2021Updated 5 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 7 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- ☆16Jul 15, 2026Updated 2 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆41Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 4 months ago
- ☆20Dec 23, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jul 28, 2025Updated last year
- ☆22Sep 26, 2025Updated 11 months ago
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 3 weeks ago
- LR-style Parser Generator☆19Jun 12, 2026Updated 3 months ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Sep 9, 2026Updated last week
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 8 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Library of strings of constant maximum size that can be copied and stack allocated☆20Jun 14, 2026Updated 3 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆37Mar 28, 2026Updated 5 months ago
- ☆39Sep 10, 2026Updated last week
- Dynamic structured values for Rust☆32Aug 31, 2026Updated 2 weeks ago
- gnu rocket client library in rust☆20Jun 10, 2025Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Apr 15, 2025Updated last year
- Filelist generator☆21Updated this week
- The SoC for the introduction to chip design course spring 2026☆21May 22, 2026Updated 3 months ago
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- RTLMeter benchmark suite☆33Sep 8, 2026Updated last week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A minimal setup to build Rust into a GBA ROM.☆25Apr 8, 2021Updated 5 years ago