☆21Feb 20, 2026Updated last week
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below
Sorting:
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- ☆14Feb 3, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- ☆13Dec 7, 2025Updated 2 months ago
- ☆21Sep 26, 2025Updated 5 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- A stopwatch program for the terminal.☆15Mar 6, 2021Updated 4 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Verilog hardware abstraction library☆46Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- gnu rocket client library in rust☆20Jun 10, 2025Updated 8 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- LR-style Parser Generator☆19May 28, 2025Updated 9 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Library of strings of constant maximum size that can be copied and stack allocated☆20Dec 5, 2025Updated 2 months ago
- An open-source 555 timer☆23Aug 27, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- A dmenu and rofi inspired menu☆21Mar 1, 2018Updated 8 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- ☆20Dec 23, 2020Updated 5 years ago
- A minimal setup to build Rust into a GBA ROM.☆24Apr 8, 2021Updated 4 years ago
- Dynamic structured values for Rust☆30Nov 20, 2025Updated 3 months ago
- ☆30Oct 19, 2025Updated 4 months ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- Typed λ-calculus in Rust☆30Jun 27, 2023Updated 2 years ago
- cross-platform patching of the shared libraries in rust ( patchelf && install_name_tool )☆38Jan 28, 2026Updated last month
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- queue-file is a lightning-fast, transactional, file-based FIFO☆35Apr 30, 2023Updated 2 years ago
- Cargo subcommand to generate trend graph of dependent crates☆33Updated this week
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month