☆22Aug 3, 2026Updated this week
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- Verylup: the Veryl toolchain installer☆14Updated this week
- ☆13May 2, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A stopwatch program for the terminal.☆15Mar 6, 2021Updated 5 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- ☆16Jul 15, 2026Updated 3 weeks ago
- CoreSmith is a Prompt to GDS Agentic Flow☆35Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 2 months ago
- ☆11Jul 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Sep 26, 2025Updated 10 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 5 months ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆42Jan 13, 2023Updated 3 years ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Mar 19, 2026Updated 4 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- Erlang language server☆26May 21, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Library of strings of constant maximum size that can be copied and stack allocated☆20Jun 14, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- gnu rocket client library in rust☆20Jun 10, 2025Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Filelist generator☆21Jun 23, 2026Updated last month
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- High quality and composable RTL libraries in SystemVerilog☆47Updated this week
- ARCH hardware description language and compiler☆73Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- A minimal setup to build Rust into a GBA ROM.☆25Apr 8, 2021Updated 5 years ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated last month
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆10Jun 2, 2017Updated 9 years ago