Alternatives and similar repositories for sdcx

Users that are interested in sdcx are comparing it to the libraries listed below

• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated this week
• taichi-ishitani / rice
  ☆21Updated 4 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• mattvenn / simulate-gate
  Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
  ☆14Updated 6 months ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆64Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆71Updated 2 years ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆43Updated 3 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated 2 weeks ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆34Updated 2 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• pulp-platform / pulp-ethernet
  ☆14Updated 10 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆41Updated last year
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆86Updated this week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆98Updated last week
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆49Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆133Updated this week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆77Updated 2 weeks ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆90Updated 3 weeks ago
• antmicro / sv-bugpoint
  ☆35Updated 2 weeks ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated last month
• space-tudelft / cacd
  Space CACD
  ☆11Updated 6 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago