Alternatives and similar repositories for sdcx

Users that are interested in sdcx are comparing it to the libraries listed below

• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆48Updated 2 weeks ago
• veryl-lang / verylup
  Verylup: the Veryl toolchain installer
  ☆12Updated last week
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated this week
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆21Updated 2 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆40Updated 8 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• pezy-computing / pzbcm
  Basic Common Modules
  ☆39Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• stefanpie / sa-placer
  ☆14Updated last year
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆91Updated 8 months ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 10 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆10Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• pulp-platform / pulp-ethernet
  ☆14Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 8 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆60Updated last year
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 7 months ago
• ArcaneNibble / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago