☆23Sep 28, 2026Updated last month
Alternatives and similar repositories for sdcx
Users that are interested in sdcx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A git subcommand to apply skeleton repository continuously☆15Oct 14, 2026Updated 2 weeks ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Verylup: the Veryl toolchain installer☆14Oct 20, 2026Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- Basic Common Modules☆48Updated this week
- Open-source PDK version manager☆68Oct 21, 2026Updated last week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆65Jul 11, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- ☆20Dec 23, 2020Updated 5 years ago
- ☆17Oct 14, 2026Updated 2 weeks ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated 2 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jul 28, 2025Updated last year
- ☆24Sep 26, 2025Updated last year
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- Yet another USB Audio Class 2.0 implementation using FX2LP and CPLD☆13Feb 4, 2025Updated last year
- Browser-native, GPU-accelerated editor for very large hierarchical 2D IC-layout scenes, written in Rust (native and WebAssembly).☆16Aug 23, 2026Updated 2 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 2 months ago
- Agile Hardware Design Course☆33Updated this week
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 2 months ago