Alternatives and similar repositories for sdcx:

Users that are interested in sdcx are comparing it to the libraries listed below

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆33Updated 4 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated 2 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 3 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆44Updated 7 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆48Updated this week
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated last month
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 2 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆68Updated 2 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 4 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆17Updated this week
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆60Updated 3 weeks ago
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆20Updated 6 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆15Updated 6 months ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 10 months ago
• stefanpie / sa-placer
  ☆14Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 5 months ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆77Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago