Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a logic simulation. and drive a memory mapped bus
☆80Feb 12, 2026Updated 8 months ago
Alternatives and similar repositories for vproc
Users that are interested in vproc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆155Jun 16, 2026Updated 4 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated 2 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource …☆113Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Updated this week
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆99Jul 14, 2026Updated 3 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Oct 23, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ☆25Aug 9, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- An abstract model of EDA tool projects.☆14Updated this week
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆42Oct 16, 2026Updated 2 weeks ago
- Systemverilog and UVM exercises inspired by ziglings☆36Updated this week
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆115Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆91Oct 21, 2026Updated last week