Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a logic simulation. and drive a memory mapped bus
☆76Feb 12, 2026Updated 6 months ago
Alternatives and similar repositories for vproc
Users that are interested in vproc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆148Jun 16, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆63Jan 20, 2026Updated 6 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 6 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 5 months ago
- The UVM written in Python☆18Updated this week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Aug 2, 2026Updated last week
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 6 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- sump3 logic analyzer☆44Jul 26, 2026Updated 2 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆90Aug 1, 2026Updated last week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆59Jul 25, 2026Updated 2 weeks ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆51Jun 14, 2023Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RK0 | The Real-Time Kernel '0'☆14Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- SystemVerilog file list pruner☆19Aug 2, 2026Updated last week
- ☆15May 23, 2018Updated 8 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆41Jul 10, 2026Updated last month
- Communication framework for RTL simulation and emulation.☆317Aug 3, 2026Updated last week
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 31, 2026Updated last week