Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a logic simulation. and drive a memory mapped bus
☆72Feb 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for vproc
Users that are interested in vproc are comparing it to the libraries listed below
Sorting:
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 4 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 3 weeks ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆76Dec 30, 2025Updated 2 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- The UVM written in Python☆504Updated this week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- RK0 | The Real-Time Kernel '0'☆13Feb 25, 2026Updated last week
- Fixed-point math library with VHDL, Python and MATLAB support☆37Oct 15, 2025Updated 4 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Jun 14, 2023Updated 2 years ago