ics-jku / walLinks
WAL enables programmable waveform analysis.
☆155Updated 2 months ago
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆151Updated last week
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Fabric generator and CAD tools.☆193Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 7 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- Mutation Cover with Yosys (MCY)☆86Updated 2 weeks ago
- ☆79Updated last year
- RISC-V Formal Verification Framework☆145Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- ☆49Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- Hardware generator debugger☆75Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- An automatic clock gating utility☆50Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- ASIC implementation flow infrastructure☆80Updated last week
- RISC-V Nox core☆68Updated last month
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Simple parser for extracting VHDL documentation☆71Updated last year
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year