WAL enables programmable waveform analysis.
☆189Sep 22, 2026Updated last month
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- ☆20Apr 8, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog compiler and language services☆1,175Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- RTLMeter benchmark suite☆34Updated this week
- AI hardware engineer☆13Updated this week
- Equivalence checking with Yosys☆67Oct 27, 2026Updated last week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆561Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated last week
- design and verification of asynchronous circuits☆52Oct 19, 2026Updated 2 weeks ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- Modular hardware build system☆1,239Updated this week
- The UVM written in Python☆573Updated this week
- ☆11Nov 19, 2015Updated 10 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- ☆13Aug 22, 2022Updated 4 years ago
- Communication framework for RTL simulation and emulation.☆325Oct 26, 2026Updated last week
- ☆102Jul 22, 2026Updated 3 months ago