ics-jku / walLinks
WAL enables programmable waveform analysis.
☆154Updated 2 weeks ago
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆128Updated this week
- SystemVerilog synthesis tool☆198Updated 3 months ago
- Control and status register code generator toolchain☆138Updated last month
- ☆96Updated last year
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- Fabric generator and CAD tools.☆187Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- RISC-V Formal Verification Framework☆141Updated last week
- Generic Register Interface (contains various adapters)☆121Updated last week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- Hardware generator debugger☆74Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last month
- FuseSoC standard core library☆143Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ☆46Updated 2 months ago
- ☆79Updated last year
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆122Updated 3 weeks ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆67Updated this week
- FPGA tool performance profiling☆102Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆66Updated 8 months ago