WAL enables programmable waveform analysis.
☆164Nov 10, 2025Updated 3 months ago
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below
Sorting:
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆19Feb 12, 2026Updated 3 weeks ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated 2 weeks ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 24, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- design and verification of asynchronous circuits☆43Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Feb 25, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated last month
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago