WAL enables programmable waveform analysis.
☆185Sep 22, 2026Updated this week
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- ☆20Apr 8, 2026Updated 5 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- design and verification of asynchronous circuits☆52Sep 10, 2026Updated 2 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆71Updated this week
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 6 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Sep 12, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- SystemVerilog compiler and language services☆1,147Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- ☆13Aug 22, 2022Updated 4 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆44Sep 10, 2026Updated 2 weeks ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated 3 weeks ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Netlist API (and more) for EDA flow development☆163Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- ☆20Jan 2, 2026Updated 8 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆60Sep 15, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Updated this week
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆47Sep 8, 2026Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆300Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Sep 16, 2026Updated last week
- A tool for synthesizing Verilog programs☆123Aug 25, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆121Updated this week