WAL enables programmable waveform analysis.
☆182May 31, 2026Updated 2 months ago
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- ☆20Apr 8, 2026Updated 4 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstraction library for interfacing EDA tools☆787Updated this week
- design and verification of asynchronous circuits☆51Updated this week
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,449Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- ☆13Aug 22, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆1,115Updated this week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Updated this week
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 4 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Netlist API (and more) for EDA flow development☆159Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 9 months ago
- ☆20Jan 2, 2026Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆58Jul 3, 2026Updated last month
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- ☆47Jul 31, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆116Aug 6, 2026Updated last week
- A tool for synthesizing Verilog programs☆120Aug 25, 2025Updated 11 months ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆106Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago