Alternatives and similar repositories for wal

Users that are interested in wal are comparing it to the libraries listed below

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆223Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆176Updated 4 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 6 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated last month
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 5 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆242Updated 4 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆71Updated 3 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆164Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• bsc-loca / sargantana
  ☆121Updated 4 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆134Updated last month
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆195Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆129Updated this week
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆144Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 11 months ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 9 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆82Updated 3 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆104Updated last year
• chipsalliance / uvm-verilator
  ☆111Updated 2 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆101Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆175Updated this week
• pieter3d / simview
  ☆88Updated 2 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆94Updated last year