ics-jku / walLinks
WAL enables programmable waveform analysis.
☆157Updated last week
Alternatives and similar repositories for wal
Users that are interested in wal are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆166Updated this week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- ☆57Updated 6 months ago
- ☆85Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Fabric generator and CAD tools.☆197Updated last week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- RISC-V Nox core☆68Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- A tool for synthesizing Verilog programs☆105Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- An automatic clock gating utility☆50Updated 6 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- ASIC implementation flow infrastructure☆143Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Waveform Viewer Extension for VScode☆280Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆64Updated 3 weeks ago
- Hardware generator debugger☆76Updated last year
- A command-line tool for displaying vcd waveforms.☆63Updated last year