ics-jku / wal

Related projects: ⓘ

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• chipsalliance / synlig
  SystemVerilog support for Yosys
  ☆156Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆107Updated 11 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆191Updated last month
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆94Updated 3 years ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆115Updated this week
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆12Updated 3 weeks ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆131Updated 3 weeks ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆84Updated 4 months ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆147Updated this week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• pieter3d / simview
  ☆76Updated 6 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆27Updated 6 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆95Updated last week
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆136Updated last year
• pulp-platform / svase
  ☆28Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆76Updated 2 weeks ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆109Updated last month
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆76Updated 7 months ago
• chipsalliance / uvm-verilator
  ☆68Updated 11 months ago
• aignacio / nox
  RISC-V Nox core
  ☆59Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆43Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆130Updated 3 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆45Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆95Updated 4 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆51Updated 3 years ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆53Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆88Updated 2 weeks ago