A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.
☆15Mar 3, 2026Updated 2 weeks ago
Alternatives and similar repositories for astsee
Users that are interested in astsee are comparing it to the libraries listed below
Sorting:
- ☆35Updated this week
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- ☆13Jan 16, 2026Updated 2 months ago
- ☆21Mar 12, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆19Oct 7, 2025Updated 5 months ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- ☆52Jan 16, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- This is an unofficial read-only mirror of the gem5 simulator. The upstream repository is stored in Mercurial at http://repo.gem5.org/gem5…☆13May 2, 2020Updated 5 years ago
- my zsh configuration files☆31Oct 31, 2022Updated 3 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- ☆13May 8, 2025Updated 10 months ago
- A simple tool to convert mind map document between mindjet and xmind.☆14Apr 26, 2021Updated 4 years ago
- Verik toolchain☆45Dec 24, 2022Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Modèles de schémas pour Graphviz☆19Apr 11, 2021Updated 4 years ago
- Multi Debugger MCP server that enables LLMs to interact with GDB and LLDB for binary debugging and analysis.☆57Jan 21, 2026Updated 2 months ago
- ☆17May 9, 2022Updated 3 years ago
- Filelist generator☆20Mar 3, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Test dashboard for verification features in Verilator☆31Updated this week
- Experiments in the efficient transpose of bit-matrices.☆16Aug 31, 2015Updated 10 years ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆11Jun 2, 2017Updated 8 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated 2 weeks ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- An example implementation of my algorithm for finding Strongly Connected Components.☆12Nov 19, 2019Updated 6 years ago
- minimal C implementation of speculative decoding based on llama2.c☆28Jul 15, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year