A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.
☆18Aug 11, 2026Updated last month
Alternatives and similar repositories for astsee
Users that are interested in astsee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- ☆47Updated this week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆30Nov 26, 2025Updated 10 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Jul 3, 2020Updated 6 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆28Updated this week
- RTLMeter benchmark suite☆33Updated this week
- ☆23Sep 28, 2026Updated last week
- ☆15Apr 28, 2026Updated 5 months ago
- ☆14Aug 27, 2020Updated 6 years ago
- ☆16May 25, 2026Updated 4 months ago
- ☆29Aug 27, 2026Updated last month
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- ☆22Aug 6, 2026Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- ☆52Jan 16, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- ☆147Oct 1, 2026Updated last week
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Coverview☆35Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Verik toolchain☆47Dec 24, 2022Updated 3 years ago
- The main board for the open-source HDMI KVM switch I built.☆18Apr 14, 2021Updated 5 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- ☆18Mar 11, 2026Updated 6 months ago
- ☆16May 9, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Experiments in the efficient transpose of bit-matrices.☆17Aug 31, 2015Updated 11 years ago
- ☆21Feb 9, 2026Updated 8 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- ☆15Jul 28, 2026Updated 2 months ago
- ☆16Jun 17, 2025Updated last year