parsa-epfl / flexusLinks
Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
☆14Updated this week
Alternatives and similar repositories for flexus
Users that are interested in flexus are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Updated 10 months ago
- ☆17Updated 3 years ago
- ☆22Updated 3 months ago
- Pipelined 64-bit RISC-V core☆15Updated last year
- gem5 相关中文笔记☆17Updated 4 years ago
- ☆21Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- RISC-V IOMMU Demo (Linux & Bao)☆24Updated 2 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18Updated 8 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- A Portable Linux-based Firmware for NVMe Computational Storage Devices☆30Updated 8 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆44Updated 2 months ago
- Memory System Microbenchmarks☆65Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated last week
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- User Space NVMe Driver☆26Updated 9 years ago
- ☆15Updated 3 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Updated 3 weeks ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A library for PCIe Transaction Layer☆61Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆111Updated 4 months ago
- ☆29Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Updated 5 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated 3 months ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago