Alternatives and similar repositories for flexus

Users that are interested in flexus are comparing it to the libraries listed below

• hanhwi / SimPoint
  ☆15Updated 3 years ago
• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆15Updated 3 years ago
• miaochenlu / arch_sec_papers
  ☆15Updated 3 months ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 3 weeks ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆16Updated 8 years ago
• ys1998 / spsim
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Updated 6 years ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆17Updated last week
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 6 years ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆14Updated 2 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆18Updated last year
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 8 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆14Updated 6 months ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 7 years ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• kiclu / rv6
  Pipelined 64-bit RISC-V core
  ☆14Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• AlessandroCilardo / NaplesPU
  The official NaplesPU hardware code repository
  ☆16Updated 5 years ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆32Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated this week
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆63Updated 2 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• zenglg / unvme
  User Space NVMe Driver
  ☆25Updated 9 years ago
• darchr / microbench
  Extremely Simple Microbenchmarks
  ☆17Updated 2 years ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆25Updated last year
• ueqri / vis4mesh
  Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
  ☆11Updated last year
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆44Updated 3 months ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆24Updated 7 years ago
• kyaso / py-v
  A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.
  ☆15Updated last week