Alternatives and similar repositories for Mosaic

Users that are interested in Mosaic are comparing it to the libraries listed below

• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 11 months ago
• efabless / clear
  ☆70Updated last year
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆54Updated 3 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated 2 weeks ago
• stnolting / wb_spi_bridge
  🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
  ☆22Updated 3 years ago
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆56Updated last week
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆96Updated last year
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 10 months ago
• m-labs / nmigen-boards
  Board and connector definition files for nMigen
  ☆30Updated 4 years ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆34Updated 2 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 8 months ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆45Updated 3 months ago
• RobertBaruch / amaranth-tutorial
  ☆43Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆72Updated this week
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆39Updated 9 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆118Updated 3 weeks ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆89Updated 2 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆83Updated 9 months ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆42Updated 7 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆39Updated 3 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆23Updated 4 months ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆67Updated last week
• AL-255 / Project-Yatsuhashi-Chip1
  ☆39Updated 2 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆87Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 3 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆58Updated last year