NyanCAD / Mosaic

Related projects ⓘ

Alternatives and complementary repositories for Mosaic

• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆73Updated 2 months ago
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 10 months ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆81Updated 2 months ago
• mineda-support / ICPS2023_5
  ☆36Updated 2 weeks ago
• chili-chips-ba / openCologne
  Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…
  ☆46Updated 3 weeks ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆39Updated 6 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆54Updated this week
• RobertBaruch / amaranth-tutorial
  ☆35Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated last month
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆20Updated last month
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆29Updated last year
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆44Updated this week
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆38Updated 2 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆33Updated 2 years ago