NyanCAD / MosaicLinks
A modern schematic entry and simulation program
☆69Updated last week
Alternatives and similar repositories for Mosaic
Users that are interested in Mosaic are comparing it to the libraries listed below
Sorting:
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- A pipelined RISC-V processor☆57Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆22Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 4 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ☆46Updated 3 months ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- mantle library☆44Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆22Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆42Updated last week