NyanCAD / MosaicLinks
A modern schematic entry and simulation program
☆80Updated this week
Alternatives and similar repositories for Mosaic
Users that are interested in Mosaic are comparing it to the libraries listed below
Sorting:
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- ☆72Updated last year
- PicoRV☆43Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Prefix tree adder space exploration library☆56Updated last year
- CoreScore☆171Updated 2 months ago
- SAR ADC on tiny tapeout☆45Updated 11 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- ☆38Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 7 months ago
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Virtual Development Board☆64Updated 4 years ago
- mantle library☆44Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- ☆59Updated 6 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last month
- A padring generator for ASICs☆25Updated 2 years ago