A modern schematic entry and simulation program
☆96Sep 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for Mosaic
Users that are interested in Mosaic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- Generic Process Design Kit for Gdsfactory☆22May 9, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆29Updated this week
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆82Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆10Sep 7, 2023Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- ☆32Feb 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom IC Design Platform☆124Updated this week
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆89May 11, 2026Updated 5 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- A configurable SRAM generator☆72Oct 9, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆100Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆82Nov 19, 2025Updated 10 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆68Mar 13, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An innovative Verilog-A compiler - reloaded☆52Oct 6, 2026Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆57Nov 13, 2022Updated 3 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 4 years ago
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Online viewer of Xschem schematic files☆35Dec 14, 2025Updated 10 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆500Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Converts GDSII files to STL files.☆44Dec 12, 2023Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated 2 months ago
- ☆38Dec 29, 2022Updated 3 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago