asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆50Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- ☆66Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆55Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆46Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- A configurable SRAM generator☆53Updated this week
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- ☆44Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- Open Source PHY v2☆29Updated last year
- ☆32Updated 7 months ago
- SRAM☆22Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆20Updated 3 years ago
- ☆42Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- ☆83Updated 2 years ago
- ☆38Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆42Updated 6 months ago