asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆48Updated 4 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- ☆36Updated 2 years ago
- SRAM☆22Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- ☆44Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- An automatic clock gating utility☆48Updated last month
- ☆32Updated 4 months ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- ☆41Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ideas and eda software for vlsi design☆50Updated this week
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- Characterizer☆22Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago