asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆50Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆66Updated 2 years ago
- ☆55Updated last year
- ☆38Updated 3 years ago
- SRAM☆22Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆44Updated 5 years ago
- ☆41Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated last week
- ☆32Updated 6 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Open Source PHY v2☆29Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆78Updated last week
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago