asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆51Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ideas and eda software for vlsi design☆50Updated last month
- ☆44Updated 5 years ago
- SRAM☆22Updated 5 years ago
- ☆67Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- ☆32Updated 8 months ago
- ☆38Updated 3 years ago
- An open source generator for standard cell based memories.☆14Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- ☆43Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- ☆56Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆47Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago