asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆52Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- ☆68Updated 3 years ago
- ☆56Updated 2 years ago
- ☆33Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- SRAM☆22Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- ideas and eda software for vlsi design☆51Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated 2 weeks ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆44Updated 6 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Updated last month
- Open source process design kit for 28nm open process☆72Updated last year
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- An automatic clock gating utility☆52Updated 9 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago
- ☆41Updated 3 years ago
- Open Source PHY v2☆33Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆13Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- sram/rram/mram.. compiler☆46Updated 2 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago