AMC: Asynchronous Memory Compiler
☆52Jun 29, 2020Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- ACT hardware description language and core tools.☆125Feb 18, 2026Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Top-level repository for the ACT EDA flow☆38Feb 18, 2026Updated last week
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- ☆33Jul 28, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 4 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- KLayout technology files for FreePDK45☆23Jun 12, 2021Updated 4 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- ☆41Feb 28, 2022Updated 4 years ago