asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆51Updated 5 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- ☆67Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Open source process design kit for 28nm open process☆69Updated last year
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- ☆43Updated 3 years ago
- ☆57Updated 2 years ago
- ☆44Updated 5 years ago
- ideas and eda software for vlsi design☆51Updated 2 weeks ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- SRAM☆22Updated 5 years ago
- An automatic clock gating utility☆51Updated 8 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆33Updated 11 months ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated last week
- A complete open-source design-for-testing (DFT) Solution☆173Updated 3 months ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- ☆38Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- Open Source PHY v2☆31Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last month