asyncvlsi / AMCLinks
AMC: Asynchronous Memory Compiler
☆48Updated 4 years ago
Alternatives and similar repositories for AMC
Users that are interested in AMC are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- A configurable SRAM generator☆51Updated last week
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- SRAM☆22Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ideas and eda software for vlsi design☆50Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- ☆44Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- An automatic clock gating utility☆49Updated 2 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- ☆41Updated 3 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆32Updated 5 months ago
- ☆36Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆31Updated last month
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆14Updated 2 years ago
- Open Source PHY v2☆29Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 5 years ago