AL-255 / Project-Yatsuhashi-Chip1Links
☆38Updated 2 years ago
Alternatives and similar repositories for Project-Yatsuhashi-Chip1
Users that are interested in Project-Yatsuhashi-Chip1 are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 4 months ago
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- ☆32Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆56Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Custom IC Design Platform☆32Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- ☆30Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago