AL-255 / Project-Yatsuhashi-Chip1
☆39Updated 2 years ago
Alternatives and similar repositories for Project-Yatsuhashi-Chip1:
Users that are interested in Project-Yatsuhashi-Chip1 are comparing it to the libraries listed below
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated last year
- An automatic clock gating utility☆44Updated 7 months ago
- ☆33Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated last month
- ☆45Updated 3 weeks ago
- ☆36Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆47Updated last week
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- ☆33Updated 3 months ago
- Skywaters 130nm Klayout PDK☆23Updated last month
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆3Updated 3 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆26Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- ☆22Updated 2 years ago
- Efabless mpw7 submission☆13Updated 9 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆31Updated last month
- ☆36Updated this week