AL-255 / Project-Yatsuhashi-Chip1Links
☆39Updated 2 years ago
Alternatives and similar repositories for Project-Yatsuhashi-Chip1
Users that are interested in Project-Yatsuhashi-Chip1 are comparing it to the libraries listed below
Sorting:
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- ☆33Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- ☆38Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 10 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆49Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- ☆30Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated this week
- ☆56Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Efabless mpw7 submission☆13Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- ☆55Updated 2 months ago