AL-255 / Project-Yatsuhashi-Chip1Links
☆38Updated 2 years ago
Alternatives and similar repositories for Project-Yatsuhashi-Chip1
Users that are interested in Project-Yatsuhashi-Chip1 are comparing it to the libraries listed below
Sorting:
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Prefix tree adder space exploration library☆56Updated last year
- ☆38Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆33Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆37Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- ☆57Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆43Updated 9 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆50Updated 9 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 4 years ago
- ☆71Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago